TI Home > Power Management > Virtex-5 / XC5VSXT Series

Power Management

Cross Reference

Application Notes

Training

Tools & Software

Block Diagrams

Reference Designs

Analog eLAB ™

Virtex-5 / XC5VSXT Series


Power Requirements | Reference Designs | Resources


Power Requirements for Virtex-5 / XC5VSXT
  Pin Name Voltage (V) Imax* Tolerance Sequencing Order Timing Delay
Device (mA)
Core Vccint 1.0 XC5VLX35T
XC5VLX50T
XC5VLX95T
 3000
5000
8000
 ±5% 1 Ramp Time (Vccint, Vcco, Vccaux) : 0.2 to 50ms
I/O Vcco 1.2 / 1.5 / 1.8 / 2.5 / 3.3 XC5VLX35T
XC5VLX50T
XC5VLX95T
 3000
3000
4000
I/O Vccaux 2.5 500

*Note: The Imax value shown above table is the maximum value when the desired FPGA is used in the majority of applications. There may be cases in which the required current is higher or lower depending on your clock frequencies and your particular usage case. For your exact current requirements, go to the power estimator spreadsheet for your FPGA.

Back to Top of Page



Reference Designs for Virtex-5 / XC5VSXT
Name File Name/Size Date Download
3.3V / 5V Input
Modular - Up to 10-A slvr306.pdf, 95KB 29 Jan 2007
Power for V5's Transceiver using DC/DC Controllers using External FETs slva283.pdf, 78KB 04 Sep 2007
Power for V5's Transceiver using DC/DC Converters with Integrated FET slva284.pdf, 91KB 04 Sep 2007

Note: Unless otherwise noted, these reference designs are tested to meet the specs given in the above power specification table.

Back to Top of Page


Resources for Virtex-5 / XC5VSXT

  • Virtex-5 Data Sheet: DC & Switching Characteristics (ds202.pdf, 687KB)
    27 Sep 2007 Download
  • Virtex-5 Family Overview - LX , LXT, and SXT Platforms (ds100.pdf, 174KB)
    04 Sep 2007 Download

Back to Top of Page

Selection & Solution Guides   

  • Power Management Selection Guide (Rev. H) (slvt145h.pdf, 4.83 MB)
    11 Apr 2008 Download
  • LED Reference Design Cookbook (slyt349.pdf, 2.77 MB)
    Download
  • Battery Charger Catalog 3Q 2008 (slym069.pdf, 1.87 MB)
    Download