TI Home > Power Management > TMS320C6743

Power Management

Cross Reference

Application Notes

Training

Tools & Software

Block Diagrams

Reference Designs

Analog eLAB ™

TMS320C6743

Power Requirements | Reference Designs | Complementary Analog | Resources

Power Requirements for TMS3206743
Core, I/O Pin Name Voltage (V) Imax (mA) Tolerance Sequencing Order Timing Delay
Core CVDD 1.2 600 -5%, +10% 2
PLL0_VDDA, RVDD 1.2 60 -5%, +10% 1
RTC_CVDD 1.2 0.1 -5%, +10% 1
IO DVDD, USB0_VDDA33, USB1_VDDA33 3.3 115 ±5% 3 Must stay below 1.65 V until CVDD has passed 0.9 V.

* No specific sequencing required.

Note:

  1. RTC_CVDD can be combined with PLL and RAM 1.2V supply if desired to turn off RTC when device is off. Otherwise, power RTC_CVDD separately with dedicated power source.

Back to Top of Page

Reference Designs for TMS3206743
Name File Name/Size Date Download
5 V Input
Power Solution using a Multi-Output PMIC (used on OMAP-L137/C6745/C6747 EVM) EVMOMAPL137_Schematics_RevD.pdf, 416 KB Nov 2008
Power Solution using a Dual DCDC Converter and a LDO slvr344.pdf, 295 KB Nov 2008
Power Solution using LDO's slvr343.pdf, 204 KB Nov 2008
Power Solution Using Discrete DC/DC Converters and LDOs slua491.pdf, 401 KB Oct 2008

Back to Top of Page

Complementary Analog

Back to Top of Page

Resources for TMS3206743

Back to Top of Page

Selection & Solution Guides   

  • Power Management Selection Guide (Rev. H) (slvt145h.pdf, 4.83 MB)
    11 Apr 2008 Download
  • LED Reference Design Cookbook (slyt349.pdf, 2.77 MB)
    Download
  • Battery Charger Catalog 3Q 2008 (slym069.pdf, 1.87 MB)
    Download