TI Home > Applications > Wireless Repeater > Block Diagrams

Block Diagrams

2 Results - Use Parametric Search to refine these results.



Results Table Legend
 
Suggested Devices

1 - 2 of 2 Results Page  1 |    

Part Number   Status  
Sub Family   		Output Level   VCC (V)   Temp Range (C)   Output Frequency (min) (Mhz)   Output Frequency (max) (Mhz)   Divider Ratio   Input Level   Operating Temp Range (Celsius)   Rating   Priority (type 2)   No. of Outputs   Pin/Package   Approx. Price (US$)  
Description  
  Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending   Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending
CDC7005 ACTIVE EXTERNAL VCXO OUTPUT LVPECL 3.3 S(-40 to 85) 10 800 1, 2, 4, 8, 16 LVCMOS, LVPECL -40 to 85 Catalog 1 5 48VQFN ,  64BGA 10.0 High Performance, Low Phase Noise, Low Skew Clock Synchronizer that Synchronizes Ref Clock to VCXO
CDCM7005 ACTIVE EXTERNAL VCXO OUTPUT LVPECL,LVCMOS 3.3 1500 1,2,3,4,6,8,16 LVCMOS (REF_CLK),LVPECL (VCXO_CLK) -40 to 85 Catalog 1 5 48VQFN ,  64BGA 9.5 High Performance, Low Phase Noise, Low Skew Clock Synchronizer that Synchronizes Ref Clock to VCXO