Samples & Purchase Cart
|
Contact Us
|
TI Worldwide
: United States
|
my.TI Login
All Searches
TI Home
>
Applications
>
Signal/Waveform Generator
> Block Diagrams
Block Diagrams
3 Results -
Use
Parametric Search
to refine these results.
Results Table Legend
Suggested Devices
1 - 3 of 3 Results
Page 1 |
Part Number
Status
Sub Family
No. of Outputs
tsk(o) (ns)
Output Level
Frequency (max) (MHz)
VCC (V)
Operating Temp Range (Celsius)
Rating
Priority (type 2)
Input Level
Static Current
Voltage Range
Phase Error
Tsk(o) (ps)
Pulse Skew
Vcc range (V)
Pin/Package
Approx. Price (US$)
Description
CDCE18005
ACTIVE
MIXED SINGLE AND DIFFERENTIAL ENDED
5,10
0.075
LVPECL,LVDS,LVCMOS
1500
3.3
-40 to 85
Catalog
1
LVPECL,LVDS,LVCMOS
48VQFN
6.0
5/10 Outputs Clock Buffer with Divider
CDCL1810
ACTIVE
DIFFERENTIAL ENDED(NP)
10
CML
650
1.8
-40 to 85
Catalog
1
LVDS
227mA
1.7V to 1.9V
3ns
+/- 64
+/- 5% (or Duty Cycle 45 to 55%)
48VQFN
6.45
1.8V 1-to-10 High Performance Differential Clock Buffer
CDCLVP111
ACTIVE
DIFFERENTIAL ENDED(NP)
10
LVPECL
3500
2.5, 3.3
-40 to 85
Catalog
1
LVPECL,LVDS,CML,SSTL
2.375 - 3.8
32LQFP , 32VQFN
5.55
1:10 LVPECL Buffer with Selectable Input