TI Home > Applications > Digital Radio > Block Diagrams

Block Diagrams

1 Results - Use Parametric Search to refine these results.



Results Table Legend
 
Suggested Devices

1 - 1 of 1 Results Page  1 |    
Part Number   Status  
Sub Family   		Absolute Jitter (cycle-to-cycle) (ps)   Input Level   No. of Outputs   tsk(o) (ns)   Output Level   VCC (V)   Operating Frequency Range (min) (MHz)   Operating Temp Range (Celsius)   Rating   Priority (type 2)   Operating Frequency Range (max) (MHz)   Pin/Package   Approx. Price (US$)  
Description  
Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending   Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending Sort Ascending Sort Descending
CDCVF2505 ACTIVE SINGLE ENDED 150 LVTTL 5 0.150 LVTTL 3.3 24 -40 to 85 Catalog 1 200 8SOIC ,  8TSSOP 0.85 PLL Clock Driver for Synch. DRAM & Gen. Purp. Apps W/Spread Spectrum Compatibility, Power Down Mode