ADS6424 Status: ACTIVE

Quad 12-bit 105MSPS ADC with serialized LVDS output

View RoHS Compliant Devices

Alert me about changes<br/>to this product

Alert me about changes
to this product

Special Note

View the ADS6000 Family Feature Video Cast Now (link in upper right corner of page)

Datasheet

QUAD CHANNEL, 12-BIT, 105/80 MSPS ADC WITH SERIAL LVDS INTERFACE (Rev. A) (ads6424.pdf, 2937 KB)
18 Jun 2007 Download

	ADS6422	ADS6423	ADS6424	ADS6425	ADS6442	ADS6443	ADS6444	ADS6445
Resolution(Bits)	12	12	12	12	14	14	14	14
Sample Rate (max)	65MSPS	80MSPS	105MSPS	125MSPS	65MSPS	80MSPS	105MSPS	125MSPS
Architecture	Pipeline	Pipeline	Pipeline	Pipeline	Pipeline	Pipeline	Pipeline	Pipeline
Power Consumption(Typ)(mW)	1050	1180	1350	1650	1050	1180	1350	1680
SINAD(dB)	71	70.9	70	70	73.7	73.5	72	72.3
SNR(dB)	71	70.9	70.6	70.5	74	73.8	73	73.2
SFDR(dB)	88	87	81	83	88	87.5	81	83
DNL(Max)(+/-LSB)	0.5	1.8	2	2	0.5	2	2.5	2.5
INL(Max)(+/-LSB)	2	2	2.5	2.5	4.5	4.5	5	5
No Missing Codes(Bits)	12	12	12	12	14	14	14	14
ENOB(Bits)	11.5	11.5	11.4	11.4	12	11.9	11.7	11.7
No. of Supplies	2	2	2	2	2	2	2	2
Analog Voltage AV/DD(Min)(V)	3	3	3	3	3	3	3	3
Analog Voltage AV/DD(Max)(V)	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
Logic Voltage DV/DD(Min)(V)	3	3	3	3	3	3	3	3
Logic Voltage DV/DD(Max)(V)	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.3
Input Configuration Range	2V (p-p)	2V (p-p)	2V (p-p)	2V (p-p)	2V (p-p)	2V (p-p)	2V (p-p)	2V (p-p)
Reference Mode	Int and Ext	Int and Ext	Int and Ext	Int and Ext	Int and Ext	Int and Ext	Int and Ext	Int and Ext
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Pin/Package	64VQFN	64VQFN	64VQFN	64VQFN	64VQFN	64VQFN	64VQFN	64VQFN
# Input Channels	4	4	4	4	4	4	4	4
	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples
	Inventory	Inventory	Inventory	Inventory	Inventory	Inventory	Inventory	Inventory

Product Information

Features

12-Bit Resolution With No Missing Codes
Simultaneous Sample and Hold
3.5dB Coarse Gain and upto 6dB Programmable Fine Gain for SFDR/SNR Trade-Off
Serialized LVDS Outputs With Programmable Internal Termination Option
Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mV_PP
Internal Reference With External Reference Support
No External Decoupling Required for References
3.3-V Analog and Digital Supply
64 QFN Package (9 mm × 9 mm)
Pin Compatible 14-Bit Family (ADS644X - SLAS531A)
Feature Compatible Dual Channel Family (ADS624X - SLAS542A, ADS622X - SLAS543A)
APPLICATIONS
- Base-station IF Receivers
- Diversity Receivers
- Medical Imaging
- Test Equipment

Description

The ADS6424/ADS6423/ADS6422 (ADS642X) is a family of high performance 12-bit 105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1dB steps up to 6dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1Gbps easing receiver design. The ADS642X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 12-bit data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

ADS642X has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range (-40°C to 85°C).

Pricing / Packaging / CAD Design Tools / Samples

			Price	Packaging			CAD Design Tools	Samples
Device	Status	Temp (^oC)	Price \| Quantity	Package \| Pins	Top Side Marking	Package QTY \| Package Carrier	Symbols	Samples
ADS6424IRGCR	ACTIVE	-40 to 85	83.10 \| 100u	VQFN (RGC) \| 64	View	2000 \| LARGE T&R	Purchase Samples
ADS6424IRGCRG4	ACTIVE	-40 to 85	83.10 \| 100u	VQFN (RGC) \| 64	View	2000 \| LARGE T&R	Purchase Samples
ADS6424IRGCT	ACTIVE	-40 to 85	83.10 \| 100u	VQFN (RGC) \| 64	View	250 \| SMALL T&R
ADS6424IRGCTG4	ACTIVE	-40 to 85	83.10 \| 100u	VQFN (RGC) \| 64	View	250 \| SMALL T&R

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

	TI Inventory Status			Reported Distributor Inventory
ADS6424IRGCR	As of 10:17 AM GMT, 19 Nov 2008			As of 10:17 AM GMT, 19 Nov 2008
	In Stock	In Progress QTY \| Date	Lead Time	Region	Company	In Stock	Purchase
	0*	8179 \| 20 Jan	12 Weeks	None Reported View Distributors
	0*	>10k \| 26 Jan	12 Weeks
ADS6424IRGCRG4	As of 10:17 AM GMT, 19 Nov 2008			As of 10:17 AM GMT, 19 Nov 2008
	In Stock	In Progress QTY \| Date	Lead Time	Region	Company	In Stock	Purchase
	0*	8179 \| 20 Jan	12 Weeks	None Reported View Distributors
	0*	>10k \| 26 Jan	12 Weeks
ADS6424IRGCT	As of 10:17 AM GMT, 19 Nov 2008			As of 10:17 AM GMT, 19 Nov 2008
	In Stock	In Progress QTY \| Date	Lead Time	Region	Company	In Stock	Purchase
	4250*	8179 \| 20 Jan	4 Weeks	Americas	DigiKey	263
	4250*	>10k \| 26 Jan	4 Weeks	Europe	Avnet-SILICA	100
ADS6424IRGCTG4	As of 10:17 AM GMT, 19 Nov 2008			As of 10:17 AM GMT, 19 Nov 2008
	In Stock	In Progress QTY \| Date	Lead Time	Region	Company	In Stock	Purchase
	4250*	8179 \| 20 Jan	4 Weeks	None Reported View Distributors
	4250*	>10k \| 26 Jan	4 Weeks
View all Distributors

* Our information is updated daily, so please check back with us soon if this does not meet your needs. You may also contact your TI Authorized Distributor , including those listed above, for real time stock information.

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

	Product Content				DPPM / MTBF / FIT Rate
Device	Eco Plan*	Lead / Ball Finish	MSL Rating / Peak Reflow	Details	Details
ADS6424IRGCR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	View	View
ADS6424IRGCRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	View	View
ADS6424IRGCT	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	View	View
ADS6424IRGCTG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	View	View

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Datasheets

QUAD CHANNEL, 12-BIT, 105/80 MSPS ADC WITH SERIAL LVDS INTERFACE (Rev. A) (ads6424.pdf, 2937 KB)
18 Jun 2007 Download

Application Notes

CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters (scaa092.htm, 9 KB)
08 Jun 2008 Abstract
Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 (scaa091.htm, 8 KB)
02 Jun 2008 Abstract
A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. A) (sbaa147a.htm, 8 KB)
12 Jan 2008 Abstract
QFN/SON PCB Attachment Application Report (Rev. A) (slua271a.htm, 8 KB)
25 Jul 2007 Abstract
QFN Layout Guidelines (sloa122.htm, 8 KB)
28 Jul 2006 Abstract
Shelf-Life Evaluation of Lead-Free Component Finishes (szza046.htm, 8 KB)
24 May 2004 Abstract
Thermal and Electrical Properties of Selected Packaging Materials (sbfa010.htm, 8 KB)
04 Oct 2000 Abstract
Analog-to-Digital Converter Grounding Practices Affect System Performance (sbaa052.htm, 8 KB)
02 Oct 2000 Abstract
Principles of Data Acquisition and Conversion (sbaa051.htm, 8 KB)
02 Oct 2000 Abstract
Interleaving Analog-to-Digital Converters (sbaa049.htm, 8 KB)
02 Oct 2000 Abstract
What Designers Should Know About Data Converter Drift (sbaa046.htm, 8 KB)
02 Oct 2000 Abstract
High Speed Data Conversion (sbaa045.htm, 8 KB)
02 Oct 2000 Abstract

View Application Notes for Analog to Digital Converters

User Guides

TSW1200EVM: High Speed LVDS Deserializer and Analysis System (Rev. A) (slau212a.htm, 8 KB)
27 Aug 2008 Abstract
ADS6245EVM and Lattice ECP2/M Interface Demo User Guide (slau240.pdf, 573 KB)
14 Jan 2008 Download
ADS64XX EVM User's Guide (slau196.pdf, 2642 KB)
16 Apr 2007 Download

View User Guides for Analog to Digital Converters

More Literature

EVM Pre-Release of Silicon Letter (slwl003.pdf, 8 KB)
21 Mar 2007 Download

View More Literature for Analog to Digital Converters

Tools & Software

Name	Part #	Company	Tool / Software Type
Anti-Aliasing Calculation Tool for A to D Converters	ANTIALIASINGCALC	Texas Instruments	Calculation Utilities
Op Amp to ADC Circuit Topology Calculator	ADC-INPUT-CALC	Texas Instruments	Calculation Utilities
ADS6424 Evaluation Module	ADS6424EVM	Texas Instruments	Development Boards/EVMs
Digital Data Capture and Analysis for High Speed, High Resolution A to D Converters	TSW1100	Texas Instruments	Emulators/Analyzers
ADC_SPI_3p5(slac177.zip, 9690 KB ) 25 Jun 2008 zip
Jitter and SNR calculator(slac133.zip, 2 KB ) 24 Apr 2007 zip
Modeling the ADS6XXX Family of LVDs Buffer through IBIS(slac132.zip, 180 KB ) 11 Apr 2007 zip

Complementary Products - Can be used with ADS6424
Part #	Name	Product Family	Comments
THS4509	Wideband Operational Amplifier	OPERATIONAL AMPLIFIERS- FULLY DIFFERENTIAL AMPLIFIERS	Driver amplifier
THS4520	Rail-to-Rail Output Wideband Fully Differential Amplifier	OPERATIONAL AMPLIFIERS- FULLY DIFFERENTIAL AMPLIFIERS	Driver amplifier
CDCM7005	High Performance, Low Phase Noise, Low Skew Clock Synchronizer that Synchronizes Ref Clock to VCXO	ULTRA LOW JITTER SYNTHESIZER AND JITTER CLEANER- EXTERNAL VCXO OUTPUT	Clocking Distribution

ADS6424 Status: ACTIVE

Quad 12-bit 105MSPS ADC with serialized LVDS output

Most Popular Links

Special Note

Datasheet

Product Information

Features

Description

Samples Cart

Pricing / Packaging / CAD Design Tools / Samples

Inventory

Quality & Lead (Pb)-Free Data

Technical Documents

Datasheets

Application Notes

User Guides

More Literature

Tools & Software

Related End Equipments

Support and Community

Customer Tags

Other Support

ADS6424 Status: ACTIVE

Quad 12-bit 105MSPS ADC with serialized LVDS output

Most Popular Links

Special Note

Datasheet

Product Information

Features

Description

Samples Cart

Pricing / Packaging / CAD Design Tools / Samples

Inventory

Quality & Lead (Pb)-Free Data

Technical Documents

Datasheets

Application Notes

User Guides

More Literature

Tools & Software

Related Products

Related End Equipments

Support and Community

Customer Tags

Other Support