ADS6445-EP Status: ACTIVE

Product Information

Features

• Controlled Baseline
  • One Assembly
  • Test Site
  • One Fabrication Site
• –55°C to 125°C Operating Junction Temperature Range
• Enhanced Diminishing Manufacturing Sources (DMS) Support
• Enhanced Product-Change Notification
• Qualification Pedigree⁽¹⁾
• Sample Rate: 125 MSPS
• 14-Bit Resolution with No Missing Codes
• Simultaneous Sample and Hold
• 3.5-dB Coarse Gain and up to 6-dB Programmable Fine Gain for SFDR/SNR Trade-Off
• Serialized LVDS Outputs with Programmable Internal Termination Option
• Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude Down to 400 mV_PP
• Internal Reference with External Reference Support
• No External Decoupling Required for References
• 3.3-V Analog and Digital Supply
• 64-pin QFN Package (9 mm × 9 mm)
• Pin Compatible 12-Bit Family (ADS642x)
• Feature Compatible Dual Channel Family (ADS624x, ADS644x)
• APPLICATIONS
  • Base-Station IF Receivers
  • Diversity Receivers
  • Medical Imaging
  • Test Equipment

⁽¹⁾ Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DESCRIPTION/ORDERING INFORMATION

The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of high performance 14 bit 125/105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64 pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing receiver design. The ADS644X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 14 bit data from each channel. In addition to the serial data streams, the frame and bit clocks also are transmitted as LVDS outputs.

The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

The ADS644X has internal references, but also can support an external reference mode. The device is specified over –55°C to 125°C operating junction temperature range.