TI Home > Semiconductors > Clocks and Timers > Clock Distribution > Non-PLL Buffers > Differential Ended >

CDCL1810 Status: ACTIVE

1.8V 1-to-10 High Performance Differential Clock Buffer


      
         
Alert me about changes<br/>to this product

 CDCL1810
Frequency(Max)(MHz)650  
VCC(V)1.8  
Input LevelLVDS  
No. of Outputs10  
Output LevelCML  
Pin/Package48QFN  
Operating Temp Range(Celsius)-40 to 85  
Static Current227mA  
Pulse Skew+/- 5% (or Duty Cycle 45 to 55%)  
Voltage Range1.7V to 1.9V  
Tsk(o)(ps)+/- 64  
Phase Error3ns  
 Samples
 Inventory

Customers Who Evaluated This Product Also Evaluated

  • CDCLVP111: 1:10 LVPECL Buffer with Selectable Input
  • CDCLVP1204: Low Jitter, 2-Input Selectable 1:4 Universal-to-LVPECL Buffer
  • CDCLVD110A: 1-to-10 LVDS Clock Buffer up to 1100MHz with Minimum Skew for Clock Distribution
  • CDCL6010: 1.8V 11-Outputs Clock Multiplier, Distributor, Jitter Cleaner and Buffer
  • CDCE62005: 5/10 Outputs Clock Generator/Jitter Cleaner with Integrated Dual VCO
  • CDCM1804: 1:3 LVPECL Clock Buffer & Addl LVCMOS Output & Programmable Divider

Product Information

Features

  • Single 1.8V Supply
  • High-Performance Clock Distributor with 10 Outputs
  • Low Input-to-Output Additive Jitter: As Low As 10fs RMS
  • Output Group Phase Adjustment
  • Low-Voltage Differential Signaling (LVDS) Input, 100 Single-Ended On-Chip Termination, Up to 650MHz Frequency
  • Two Groups of Five Outputs Each with Independent Frequency Division Ratios
  • Output Frequency Derived with Divide Ratios of 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, and 80
  • Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
  • Power Consumption: 410mW Typical
  • Output Enable Control for Each Output
  • SDA/SCL Device Management Interface
  • 48-pin QFN (RGZ) Package
  • Industrial Temperature Range: -40°C to +85°C
  • APPLICATIONS
    • Clock Synthesis and Distribution for High-Speed SERDES
    • Synthesis and Distribution of SERDES Reference Clocks for 1G/10G Ethernet, 1X/2X/4X/10X Fibre Channel, PCI Express, Serial ATA, SONET, CPRI, OBSAI, etc.
    • Up to 1-to-10 Clock Buffering and Fan-out

All trademarks are the property of their respective owners.

Description

The CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency:

FOUT = FIN/P

Where:
P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in the Pin Description Table.

All device settings are programmable through the SDA/SCL, serial two-wire interface.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface.

View All Description in Datasheet

    

Pricing / Packaging / CAD Design Tools / Samples

PricePackagingCAD Design ToolsSamples
DeviceStatusTemp (oC)Price | QuantityPackage | PinsTop Side MarkingPackage QTY | Package CarrierSymbolsSamples
CDCL1810RGZRACTIVE-40 to 856.45 | 1kuQFN (RGZ) | 48 View 2500 | LARGE T&R Download CAD Format for this SymbolPurchase Samples
CDCL1810RGZRG4ACTIVE-40 to 856.45 | 1kuQFN (RGZ) | 48 View 2500 | LARGE T&R Download CAD Format for this SymbolPurchase Samples
CDCL1810RGZTACTIVE-40 to 857.10 | 1kuQFN (RGZ) | 48 View 250 | SMALL T&R Download CAD Format for this Symbol
CDCL1810RGZTG4ACTIVE-40 to 857.10 | 1kuQFN (RGZ) | 48 View 250 | SMALL T&R Download CAD Format for this Symbol

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

Reported Distributor Inventory as of 12:04 PM GMT, 24 Nov 2009
RegionCompanyIn StockPurchase
TI Lead Time*: 16 WeeksCDCL1810RGZR
WorldwideDigiKey  Available
TI Lead Time*: 16 WeeksCDCL1810RGZRG4
WorldwideDigiKey  Available
TI Lead Time*: 16 WeeksCDCL1810RGZT
AsiaWPI 600
WorldwideDigiKey 383
Mouser Electronics 400
TI Lead Time*: 16 WeeksCDCL1810RGZTG4
WorldwideDigiKey  Available
View all Distributors  

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

 Product ContentDPPM / MTBF / FIT Rate
DeviceEco Plan* Lead / Ball FinishMSL Rating / Peak ReflowDetailsDetails
CDCL1810RGZR RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HRViewView
CDCL1810RGZRG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HRViewView
CDCL1810RGZT RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HRViewView
CDCL1810RGZTG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HRViewView

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for CDCL1810 Help

Datasheet

Tools & Software

NamePart # CompanySoftware/Tool Type

Customers Who Evaluated This Product Also Evaluated...
Part # Name Product Family Comments
CDCLVP111 1:10 LVPECL Buffer with Selectable Input NON-PLL BUFFERS-DIFFERENTIAL ENDED(NP) TI customers also evaluated this product.
CDCLVP1204 Low Jitter, 2-Input Selectable 1:4 Universal-to-LVPECL Buffer NON-PLL BUFFERS-DIFFERENTIAL ENDED(NP) TI customers also evaluated this product.
CDCLVD110A 1-to-10 LVDS Clock Buffer up to 1100MHz with Minimum Skew for Clock Distribution NON-PLL BUFFERS-DIFFERENTIAL ENDED(NP) TI customers also evaluated this product.
CDCL6010 1.8V 11-Outputs Clock Multiplier, Distributor, Jitter Cleaner and Buffer ULTRA LOW JITTER SYNTHESIZER AND JITTER CLEANER-INTERNAL VCO OUTPUT TI customers also evaluated this product.
CDCE62005 5/10 Outputs Clock Generator/Jitter Cleaner with Integrated Dual VCO ULTRA LOW JITTER SYNTHESIZER AND JITTER CLEANER-INTERNAL VCO OUTPUT TI customers also evaluated this product.
CDCM1804 1:3 LVPECL Clock Buffer & Addl LVCMOS Output & Programmable Divider NON-PLL BUFFERS-MIXED SINGLE AND DIFFERENTIAL ENDED TI customers also evaluated this product.

All End-Equipment

Support and Community

Customer Tags Help

No Tags are Available for this Part Number

Other Support



Click Here