TI Home > Semiconductors > Clocks and Timers > Clock Distribution > Non-PLL Buffers > Differential Ended >

CDCLVD110A Status: ACTIVE

1-to-10 LVDS Clock Buffer up to 1100MHz with Minimum Skew for Clock Distribution


      
         
Alert me about changes<br/>to this product

 CDCLVD110A
Frequency(Max)(MHz)1100  
VCC(V)2.5  
Input LevelLVDS  
No. of Outputs10  
Output LevelLVDS  
Pin/Package32LQFP, 32QFN  
Operating Temp Range(Celsius)-40 to 85  
 Samples
 Inventory

Customers Who Evaluated This Product Also Evaluated

  • CDCLVP111: 1:10 LVPECL Buffer with Selectable Input
  • CDCL1810: 1.8V 1-to-10 High Performance Differential Clock Buffer
  • CDCE18005: 5/10 Outputs Clock Buffer with Divider
  • CDCE62005: 5/10 Outputs Clock Generator/Jitter Cleaner with Integrated Dual VCO
  • CDCE72010: 10 Outputs Low Jitter Clock Synchronizer and Jitter Cleaner

Product Information

Features

  • Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications
  • Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
  • VCC range 2.5 V ±5%
  • Typical Signaling Rate Capability of Up to 1.1 GHz
  • Configurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0, CLK0 or CLK1, CLK1 Inputs
  • Full Rail-to-Rail Common-Mode Input Range
  • Receiver Input Threshold ±100 mV
  • Available in 32-Pin LQFP and QFN Package
  • Fail-Safe I/O-Pins for VDD = 0 V (Power Down)
  • APPLICATIONS
    • General purpose Industrial, Communication and Consumer Applications

Description

The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0–Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50- transmission lines.

When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled/disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.

The CDCLVD110A has an improved startup circuit that minimizes enabling time in AC- and DC-coupled systems.

View All Description in Datasheet

    

Pricing / Packaging / CAD Design Tools / Samples

PricePackagingCAD Design ToolsSamples
DeviceStatusTemp (oC)Price | QuantityPackage | PinsTop Side MarkingPackage QTY | Package CarrierSymbolsFootprintsSamples
CDCLVD110ARHBRACTIVE-40 to 855.90 | 1kuQFN (RHB) | 32 View 3000 | LARGE T&R  Purchase Samples
CDCLVD110ARHBRG4ACTIVE-40 to 855.90 | 1kuQFN (RHB) | 32 View 3000 | LARGE T&R  Purchase Samples
CDCLVD110ARHBTACTIVE-40 to 856.50 | 1kuQFN (RHB) | 32 View 250 | SMALL T&R  
CDCLVD110ARHBTG4ACTIVE-40 to 856.50 | 1kuQFN (RHB) | 32 View 250 | SMALL T&R  
CDCLVD110AVFACTIVE-40 to 856.50 | 1kuLQFP (VF) | 32 View 250 | JEDEC TRAY (10+1) Download CAD Format for this Symbol Download CAD Format for this Footprint
CDCLVD110AVFG4ACTIVE-40 to 856.50 | 1kuLQFP (VF) | 32 View 250 | JEDEC TRAY (10+1) Download CAD Format for this Symbol Download CAD Format for this Footprint
CDCLVD110AVFRACTIVE-40 to 855.90 | 1kuLQFP (VF) | 32 View 1000 | LARGE T&R Download CAD Format for this Symbol Download CAD Format for this FootprintPurchase Samples
CDCLVD110AVFRG4ACTIVE-40 to 855.90 | 1kuLQFP (VF) | 32 View 1000 | LARGE T&R Download CAD Format for this Symbol Download CAD Format for this FootprintPurchase Samples

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

Reported Distributor Inventory as of 12:04 PM GMT, 25 Nov 2009
RegionCompanyIn StockPurchase
TI Lead Time*: 20 WeeksCDCLVD110ARHBR
None Reported
View Distributors
TI Lead Time*: 20 WeeksCDCLVD110ARHBRG4
None Reported
View Distributors
TI Lead Time*: 16 WeeksCDCLVD110ARHBT
AsiaWPI 344
TI Lead Time*: 16 WeeksCDCLVD110ARHBTG4
None Reported
View Distributors
TI Lead Time*: 20 WeeksCDCLVD110AVF
AsiaWPI 81
WorldwideDigiKey 454
Mouser Electronics 180
TI Lead Time*: 20 WeeksCDCLVD110AVFG4
WorldwideDigiKey  Available
TI Lead Time*: 20 WeeksCDCLVD110AVFR
WorldwideDigiKey  Available
TI Lead Time*: 20 WeeksCDCLVD110AVFRG4
WorldwideDigiKey  Available
View all Distributors  

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

 Product ContentDPPM / MTBF / FIT Rate
DeviceEco Plan* Lead / Ball FinishMSL Rating / Peak ReflowDetailsDetails
CDCLVD110ARHBR RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEARViewView
CDCLVD110ARHBRG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEARViewView
CDCLVD110ARHBT RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEARViewView
CDCLVD110ARHBTG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEARViewView
CDCLVD110AVF RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIMViewView
CDCLVD110AVFG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIMViewView
CDCLVD110AVFR RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIMViewView
CDCLVD110AVFRG4 RoHS Compliant Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIMViewView

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for CDCLVD110A Help

Datasheet

Simulation Models

Customers Who Evaluated This Product Also Evaluated...
Part # Name Product Family Comments
CDCLVP111 1:10 LVPECL Buffer with Selectable Input NON-PLL BUFFERS-DIFFERENTIAL ENDED(NP) TI customers also evaluated this product.
CDCL1810 1.8V 1-to-10 High Performance Differential Clock Buffer NON-PLL BUFFERS-DIFFERENTIAL ENDED(NP) TI customers also evaluated this product.
CDCE18005 5/10 Outputs Clock Buffer with Divider NON-PLL BUFFERS-MIXED SINGLE AND DIFFERENTIAL ENDED TI customers also evaluated this product.
CDCE62005 5/10 Outputs Clock Generator/Jitter Cleaner with Integrated Dual VCO ULTRA LOW JITTER SYNTHESIZER AND JITTER CLEANER-INTERNAL VCO OUTPUT TI customers also evaluated this product.
CDCE72010 10 Outputs Low Jitter Clock Synchronizer and Jitter Cleaner WIRELESS BASE STATION CLOCKS-TRX ADC/DAC FREQUENCY SYNTHERSIZER/JITTER CLEANERS TI customers also evaluated this product.

All End-Equipment

Support and Community

Customer Tags Help

No Tags are Available for this Part Number

Other Support



Click Here