|
|
|
|
Customers Who Evaluated This Product Also Evaluated
Product InformationFeatures
FlatLink is a trademark of Texas Instruments. Description
The SN65LVDS301 serializer device converts 27 parallel data inputs to 1, 2, or 3 Sub Low-Voltage Differential Signaling (SubLVDS) serial outputs. It loads a shift register with 24 pixel bits and 3 control bits from the parallel CMOS input interface. In addition to the 27 data bits, the device adds a parity bit and two reserved bits into a 30-bit data word. Each word is latched into the device by the pixel clock (PCLK). The parity bit (odd parity) allows a receiver to detect single bit errors. The serial shift register is uploaded at 30, 15, or 10 times the pixel-clock data rate depending on the number of serial links used. A copy of the pixel clock is output on a separate differential output. FPC cabling typically interconnects the SN65LVDS301 with the display. Compared to parallel signaling, the LVDS301 outputs significantly reduce the EMI of the interconnect by over 20 dB. The electromagnetic emission of the device itself is very low and meets the meets SAE J1752/3 'M'-spec. The SN65LVDS301 supports three power modes (Shutdown, Standby and Active) to conserve power. When transmitting, the PLL locks to the incoming pixel clock PCLK and generates an internal high-speed clock at the line rate of the data lines. The parallel data are latched on the rising or falling edge of PCLK as selected by the external control signal CPOL. The serialized data is presented on the serial outputs D0, D1, D2 with a recreated PCLK generated from the internal high-speed clock, output on the CLK output. If PCLK stops, the device enters a standby mode to conserve power The parallel (CMOS) input bus offers a bus-swap feature. The SWAP pin configures the input order of the pixel data to be either R[7:0]. G[7:0], B[7:0], VS, HS, DE or B[0:7]. G[0:7], R[0:7], VS, HS, DE. This gives a PCB designer the flexibility to better match the bus to the host controller pinout or to put the transmitter device on the top side or the bottom side of the PCB. Two Link Select lines LS0 and LS1 control whether 1, 2 or 3 serial links are used. The TXEN input may be used to put the SN65LVDS301 in a shutdown mode. The SN65LVDS301 enters an active Standby mode if the input clock PCLK stops. This minimizes power consumption without the need for controlling an external pin. The SN65LVDS301 is characterized for operation over ambient air temperatures of -40°C to 85°C. All CMOS inputs offer failsafe features to protect them from damage during power-up and to avoid current flow into the device inputs during power-up. An input voltage of up to 2.165 V can be applied to all CMOS inputs while VDD is between 0V and 1.65V. |
| Price | Packaging | CAD Design Tools | Samples | ||||||
| Device | Status | Temp (oC) | Price | Quantity | Package | Pins | Top Side Marking | Package QTY | Package Carrier | Symbols | Footprints | Samples |
| SN65LVDS301ZQE | ACTIVE | -40 to 85 | 2.50 | 1ku | BGA MICROSTAR JUNIOR (ZQE) | 80 | View | 360 | JEDEC TRAY (5+1) | |||
| SN65LVDS301ZQER | ACTIVE | -40 to 85 | 2.25 | 1ku | BGA MICROSTAR JUNIOR (ZQE) | 80 | View | 2500 | LARGE T&R | |||
* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.
| Reported Distributor Inventory as of 11:08 AM GMT, 06 Nov 2009 | |||
| Region | Company | In Stock | Purchase |
| TI Lead Time*: 6 WeeksSN65LVDS301ZQE | |||
| Asia | WPI | 48 | |
| Worldwide | Mouser Electronics | 18 | |
| TI Lead Time*: 20 WeeksSN65LVDS301ZQER | |||
| None Reported View Distributors | |||
** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.
| Product Content | DPPM / MTBF / FIT Rate | ||||
| Device | Eco Plan* | Lead / Ball Finish | MSL Rating / Peak Reflow | Details | Details |
| SN65LVDS301ZQE | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | View | View |
| SN65LVDS301ZQER | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | View | View |
* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.
If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.
Most useful technical documents for SN65LVDS301 
| Customers Who Evaluated This Product Also Evaluated... | |||
| Part # | Name | Product Family | Comments |
| SN75LVDS83B | FlatLink 10-135MHz Transmitter | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN65LVDS315 | CAMERA PARALLEL RGB TO MIPI CSI-1 SERIAL CONVERTER | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN75LVDS83 | FlatLink(TM) Transmitter | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN65LVDS302 | Programmable 27-Bit Display Serial Interface Receiver | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN75LVDS82 | FlatLink(TM) Receiver | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN75LVDS84A | FlatLink(TM) Transmitter | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| SN75LVDS86A | FlatLink(TM) Receiver | DISPLAY INTERFACE-FLATLINK (LVDS FOR LCD) | TI customers also evaluated this product. |
| OMAP3530 | Applications Processor | OMAP Applications Processors-OMAP35x PROCESSORS | TI customers also evaluated this product. |

Most Popular Tags for SN65LVDS301: