Little Logic - LL Buffer, Driver and Transceiver - SN74LVC2G125-Q1

Most Popular Links

Samples
Pricing/Packaging
Technical Documents

Features
Related Products
Tools & Software

Inventory
Symbols/Footprints
Quality & Pb-Free Data

Application Notes
Reference Designs
Support & Community

Datasheet

Dual Bus Buffer Gate With 3-State Outputs (Rev. B) (PDF 139 KB)
05 Oct 2007

	SN74LVC2G125-Q1
No. of Gates	2
tpd max(ns)	3.7
Pin/Package	8SM8
IOH(mA)	-30
IOL(mA)	30
Voltage Nodes(V)	5, 3.3, 2.5, 1.8
Vcc min(V)	1.65
Vcc max(V)	5.5
Approx. Price (US$)	0.31 \| 1ku
Operating Temp Range(Celsius)	-40 to 85
Technology Family	LVC
ICC(uA)	10
Rating	Automotive
	Samples
	Inventory

Other qualified versions of SN74LVC2G125-Q1

Version	Part Number	Definition
Catalog	SN74LVC2G125	TI's standard catalog product

Product Information

Features

Qualified for Automotive Applications
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Max t_pd of 4.3 ns at 3.3 V
Low Power Consumption, 10-µA Max I_CC
±24-mA Output Drive at 3.3 V
Typical V_OLP (Output Ground Bounce) <0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

The SN74LVC2G125-Q1 is a dual bus buffer gate designed for 1.65-V to 5.5-V V_CC operation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Pricing / Packaging / CAD Design Tools / Samples

			Price	Packaging		CAD Design Tools	Samples
Device	Status	Temp (^oC)	Price \| Quantity	Package \| Pins	Package QTY \| Package Carrier	Footprints	Samples
CLVC2G125IDCTRQ1	ACTIVE	-40 to 85	0.31 \| 1ku	SM8 (DCT) \| 8	3000	Purchase Samples

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

Reported Distributor Inventory as of 10:57 AM GMT, 26 Nov 2009
Region	Company	In Stock	Purchase
TI Lead Time*: 20 WeeksCLVC2G125IDCTRQ1
None Reported View Distributors
View all Distributors

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

	Product Content				DPPM / MTBF / FIT Rate
Device	Eco Plan*	Lead / Ball Finish	MSL Rating / Peak Reflow	Details	Details
CLVC2G125IDCTRQ1	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	View	View

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for SN74LVC2G125-Q1

Datasheet

Dual Bus Buffer Gate With 3-State Outputs (Rev. B) (PDF, 139 KB)
05 Oct 2007

Application Notes

Input and Output Characteristics of Digital Integrated Circuits (HTM, 9 KB) 9421 views
01 Oct 1996 Read Abstract
Live Insertion (HTM, 8 KB) 2447 views
01 Oct 1996 Read Abstract
Selecting the Right Texas Instruments Signal Switch (HTM, 8 KB) 6082 views
07 Sep 2001 Read Abstract
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (HTM, 9 KB) 1263 views
10 May 2002 Read Abstract
TI IBIS File Creation, Validation, and Distribution Processes (HTM, 9 KB) 3911 views
29 Aug 2002 Read Abstract
Use of the CMOS Unbuffered Inverter in Oscillator Circuits (HTM, 8 KB) 3739 views
06 Nov 2003 Read Abstract
Shelf-Life Evaluation of Lead-Free Component Finishes (HTM, 8 KB) 27294 views
24 May 2004 Read Abstract
Selecting the Right Level Translation Solution (Rev. A) (HTM, 8 KB) 15623 views
22 Jun 2004 Read Abstract
Understanding and Interpreting Standard-Logic Data Sheets (Rev. B) (HTM, 8 KB) 21746 views
28 May 2003 Read Abstract
Texas Instruments Little Logic Application Report (HTM, 8 KB) 2386 views
01 Nov 2002 Read Abstract
16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) (HTM, 8 KB) 1130 views
22 May 2002 Read Abstract
Implications of Slow or Floating CMOS Inputs (Rev. C) (HTM, 8 KB) 7134 views
01 Feb 1998 Read Abstract
Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (HTM, 9 KB) 641 views
01 Dec 1997 Read Abstract
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (HTM, 8 KB) 2440 views
01 Aug 1997 Read Abstract
CMOS Power Consumption and CPD Calculation (Rev. B) (HTM, 9 KB) 3175 views
01 Jun 1997 Read Abstract
LVC Characterization Information (HTM, 8 KB) 2413 views
01 Dec 1996 Read Abstract
Understanding Advanced Bus-Interface Products Design Guide (PDF, 253 KB) 4149 views
01 May 1996

User Guides

LOGIC Pocket Data Book (Rev. B) (PDF, 6001 KB) 47453 views
16 Jan 2007
Signal Switch Data Book (Rev. A) (PDF, 18396 KB) 9675 views
14 Nov 2003
LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B) (PDF, 13291 KB) 6801 views
18 Dec 2002

Selection Guides

Logic Guide 2009 (Rev. Z) (PDF, 4263 KB) 90936 views
23 Jul 2009

Solution Guides

Communications Infrastructure Solutions Guide 1Q2008 (Rev. G) (PDF, 1726 KB) 40352 views
11 Feb 2008

More Literature

Logic Cross-Reference (Rev. A) (PDF, 2938 KB) 15456 views
07 Oct 2003
Dual-Supply Level Translation Product Clip (Rev. B) (PDF, 328 KB) 2468 views
10 Apr 2006
Design Summary for WCSP Little Logic (Rev. B) (PDF, 295 KB) 1836 views
04 Nov 2004
SN74LVC1G97 and SN74LVC1G98 Product Clip (Rev. A) (PDF, 253 KB) 1633 views
13 Jul 2004
Military Low Voltage Solutions (PDF, 103 KB) 776 views
04 Apr 2001
SN74LVC1G3157 and SNS74LVC2G53 SPDT Analog Switches (PDF, 65 KB) 2546 views
12 Jun 2003
Standard Linear & Logic for PCs, Servers & Motherboards (PDF, 3997 KB) 1234 views
13 Jun 2002
STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS (PDF, 5872 KB) 486 views
27 Mar 2002
Low-Voltage Logic (LVC) Designer's Guide (HTM, 8 KB) 2933 views
01 Sep 1996 Read Abstract

Support and Community

Customer Tags

No Tags are Available for this Part Number

SN74LVC2G125-Q1 Status: ACTIVE

Automotive Catalog Dual Bus Buffer Gate with 3-State Outputs

Most Popular Links

Datasheet

Other qualified versions of SN74LVC2G125-Q1

Product Information

Features

DESCRIPTION/ORDERING INFORMATION

Pricing / Packaging / CAD Design Tools / Samples

Inventory

Quality & Lead (Pb)-Free Data

Technical Documents

Datasheet

Application Notes

User Guides

Selection Guides

Solution Guides

More Literature

Support and Community

Customer Tags

Other Support