TI Home > Semiconductors > Clocks and Timers > Memory Interface Clocks and Registers > DDR2 Register >

SN74SSTUB32866 Status: ACTIVE

25-Bit Configurable Registered Buffer With Address-Parity Test


      
         
Alert me about changes<br/>to this product

 SN74SSTUB32866
Frequency(Max)(MHz)410  
VCC(V)1.8  
Input LevelSSTL_18  
No. of Outputs25  
Output Drive(mA)8  
Vcc range(V)1.7 to 1.9  
Output LevelSSTL_18  
Pin/Package96BGA, 96LFBGA  
Static Current(mA)40  
Approx. Price (US$) 3.80 | 1ku  
 Samples
 Inventory

Customers Who Evaluated This Product Also Evaluated

  • 74SSTUB32866A: 25-Bit Configurable Registered Buffer w/Address-Parity Test
  • CDCU2A877: 1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications
  • OPA2134: SoundPlus(TM) High Performance Audio Operational Amplifiers
  • CDCVF857: 2.5 V Phase Lock Loop DDR Clock Driver

Product Information

Features

  • Member of the Texas InstrumentsWidebus+™ Family
  • Pinout Optimizes DDR2 DIMM PCB Layout
  • Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
  • Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
  • Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
  • Supports SSTL_18 Data Inputs
  • Differential Clock (CLK and CLK) Inputs
  • Supports LVCMOS Switching Levels on the Control and RESET Inputs
  • Checks Parity on DIMM-Independent Data Inputs
  • Able to Cascade with a Second SN74SSTUB32866
  • Supports Industrial Temperature Range (-40°C to 85°C)

Widebus+ is a trademark of Texas Instruments.

Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the open-drain error (QERR) output.

The SN74SSTUB32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The SN74SSTUB32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2-D3, D5-D6, D8-D25 when C0 = 0 and C1 = 0; D2-D3, D5-D6, D8-D14 when C0 = 0 and C1 = 1; or D1-D6, D8-D13 when C0 = 1 and C1 = 1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low).

View All Description in Datasheet

    

Pricing / Packaging / CAD Design Tools / Samples

PricePackagingCAD Design ToolsSamples
DeviceStatusTemp (oC)Price | QuantityPackage | PinsTop Side MarkingPackage QTY | Package CarrierSymbolsFootprintsSamples
SN74SSTUB32866ZKERACTIVE-40 to 853.80 | 1kuLFBGA (ZKE) | 96 View 1000 | LARGE T&R Download CAD Format for this Symbol Download CAD Format for this FootprintContact TI Distributor or Sales Office
SN74SSTUB32866ZWLRACTIVE-40 to 853.80 | 1kuBGA (ZWL) | 96  1000 | LARGE T&R Download CAD Format for this Symbol Download CAD Format for this FootprintContact TI Distributor or Sales Office

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

Reported Distributor Inventory as of 10:50 AM GMT, 22 Nov 2009
RegionCompanyIn StockPurchase
TI Lead Time*: 20 WeeksSN74SSTUB32866ZKER
AmericasRochester Electronics >1k
WorldwideDigiKey 866
Mouser Electronics 1k
TI Lead Time*: 20 WeeksSN74SSTUB32866ZWLR
None Reported
View Distributors
View all Distributors  

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

 Product ContentDPPM / MTBF / FIT Rate
DeviceEco Plan* Lead / Ball FinishMSL Rating / Peak ReflowDetailsDetails
SN74SSTUB32866ZKER RoHS Compliant Green (RoHS & no Sb/Br) SNAGCU Level-3-260C-168 HRViewView
SN74SSTUB32866ZWLR RoHS Compliant Green (RoHS & no Sb/Br) SNAGCU Level-3-260C-168 HRViewView

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for SN74SSTUB32866 Help

Datasheet

Application Notes

View Application Notes for DDR2 Register

User Guides

Selection Guides

More Literature

Simulation Models

Customers Who Evaluated This Product Also Evaluated...
Part # Name Product Family Comments
74SSTUB32866A 25-Bit Configurable Registered Buffer w/Address-Parity Test MEMORY INTERFACE CLOCKS AND REGISTERS-DDR2 REGISTER TI customers also evaluated this product.
CDCU2A877 1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications 0 DELAY PLL-DIFFERENTIAL ENDED TI customers also evaluated this product.
OPA2134 SoundPlus(TM) High Performance Audio Operational Amplifiers PRECISION AMPLIFIER-WIDE BANDWIDTH TI customers also evaluated this product.
CDCVF857 2.5 V Phase Lock Loop DDR Clock Driver 0 DELAY PLL-DIFFERENTIAL ENDED TI customers also evaluated this product.
SN74CBT16211A 24-Bit FET Bus Switch SIGNAL SWITCHES-DIGITAL BUS SWITCHES TI customers also evaluated this product.
CC1101 Low-Power Sub-1GHz RF Transceiver Low Power RF ICs-SUB 1-GHZ TI customers also evaluated this product.
TPS62110 Adjustable, 1.5-A, 17-V Vin Step-Down Converter in QFN-16 DC/DC CONVERTERS (INTEGRATED SWITCH)-STEP-DOWN REGULATORS TI customers also evaluated this product.
SN74SSQE32882 JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test MEMORY INTERFACE CLOCKS AND REGISTERS-DDR3 REGISTER TI customers also evaluated this product.
SN74AHC1G14 Single Schmitt-Trigger Inverter Gate LITTLE LOGIC-LL BUFFER, DRIVER AND TRANSCEIVER TI customers also evaluated this product.
SN74LVC1G32 Single 2-Input Positive-OR Gate LITTLE LOGIC-LL GATE TI customers also evaluated this product.

Support and Community

Customer Tags Help

No Tags are Available for this Part Number

Other Support



Click Here