3- to 5.5-V dual channel 1Mbps RS-232 line driver/receiver with +/-15-kV IEC-ESD protection

Product details

Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 5.4
Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 5.4
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • ESD Protection for RS-232 bus pins
    • ±15-kV Human-body model (HBM)
    • ±8-kV IEC 61000-4-2, Contact discharge
    • ±15-kV IEC 61000-4-2, Air-gap discharge
  • Meet or exceed the requirements of TIA/EIA-232-F and ITU v.28 standards
  • Operate with 3-V to 5.5-V VCC supply
  • Operate up to 1000 kbit/s
  • Two drivers and two receivers
  • Low standby current . . . 1 µA Typ
  • External capacitors . . . 4 × 0.1 µF
  • Accepts 5-V Logic Input with 3.3-V supply
  • ESD Protection for RS-232 bus pins
    • ±15-kV Human-body model (HBM)
    • ±8-kV IEC 61000-4-2, Contact discharge
    • ±15-kV IEC 61000-4-2, Air-gap discharge
  • Meet or exceed the requirements of TIA/EIA-232-F and ITU v.28 standards
  • Operate with 3-V to 5.5-V VCC supply
  • Operate up to 1000 kbit/s
  • Two drivers and two receivers
  • Low standby current . . . 1 µA Typ
  • External capacitors . . . 4 × 0.1 µF
  • Accepts 5-V Logic Input with 3.3-V supply

The SN65C3222E and SN75C3222E consist of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The devices meet the requirements of TIA/EIA-232-F and provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at typical data signaling rates up to 1000 kbit/s and are improved drop-in replacements for industry-popular ’3222 two-driver, two-receiver functions.

The SN65C3222E and SN75C3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 µA from the power supply. When the devices are powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high.

The SN65C3222E and SN75C3222E consist of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The devices meet the requirements of TIA/EIA-232-F and provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at typical data signaling rates up to 1000 kbit/s and are improved drop-in replacements for industry-popular ’3222 two-driver, two-receiver functions.

The SN65C3222E and SN75C3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 µA from the power supply. When the devices are powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 3-V to 5.5-V Multichannel RS-232 Line Drivers and Receiverswith ±15-kV ESD Protection datasheet (Rev. B) PDF | HTML 27 Aug 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
TSSOP (PW) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos