TI Home > Semiconductors > Digital Signal Processors & ARM Microprocessor Platforms > Digital Signal Processors > C6000™ Fixed-point DSPs > TMS320C645x DSPs >

TMS320C6457 Status: ACTIVE

Fixed-Point Digital Signal Processor


      
         
Alert me about changes<br/>to this product

 TMS320C6457-1200
CPU1 C64x+  
Peak MMACS9600  
Frequency(MHz)1200  
On-Chip L1/SRAM64 KB  
On-Chip L2/SRAM2048 KB  
EMIF1 64-Bit EMIFA,1 32-Bit DDR2 EMIF  
External Memory Type SupportedAsync SRAM,SBSRAM,DDR2SDRAM  
DMA64-Ch EDMA  
Serial RapidIO1 (Four 1x)  
EMAC10/100/1000  
HPI1 32/16-Bit  
UTOPIA1  
McBSP2  
I2C1  
Trace EnabledYes  
Timers2 64-Bit GP  
Hardware AcceleratorsVCP2,TCP2  
Core Supply (Volts)1.2V  
IO Supply (Volts)3.3 V, 1.8V, 1.1V  
Operating Temperature Range (°C)0 to 95,-40 to 95  
 Samples
 Inventory

Customers Who Evaluated This Product Also Evaluated

More Related Products

Product Information

Features

  • High-Performance Fixed-Point DSP (C6457)
    • 1-ns and 0.83-ns Instruction Cycle Time
    • 1-GHz and 1.2 GHz Clock Rate
    • Eight 32-Bit Instructions/Cycle
    • 8000 and 9600 MIPS/MMACS (16-Bits)
    • Case Temperature
      • Commercial:
        • 0°C to 100°C (1 GHz)
        • 0°C to 95°C (1.2 GHz)
      • Extended:
        • -40°C to 100°C (1 GHz)
        • -40°C to 95°C (1.2 GHz)
  • TMS320C64x+™ DSP Core
    • Dedicated SPLOOP Instruction
    • Compact Instructions (16-Bit)
    • Instruction Set Enhancements
    • Exception Handling
  • TMS320C64x+ Megamodule L1/L2 Memory Architecture:
    • 256K-Bit (32K-Byte) L1P Program Cache [Direct Mapped]
    • 256K-Bit (32K-Byte) L1D Data Cache [2-Way Set-Associative]
    • 16M-Bit (2048K-Byte) L2 Unified Mapped Ram/Cache [Flexible Allocation]
      • Configurable up to 1MB of L2 Cache
    • 512K-Bit (64K-Byte) L3 ROM
    • Time Stamp Counter
  • Enhanced VCP2
    • Supports Over 694 7.95-Kbps AMR
    • Programmable Code Parameters
  • Two Enhanced Turbo Decoder Coprocessors (TCP2_A and TCP2_B)
    • Each TCP2 Supports up to Eight 2-Mbps 3GPP (6 Iterations)
    • Programmable Turbo Code and Decoding Parameters
  • Endianess: Little Endian, Big Endian
  • 64-Bit External Memory Interface (EMIFA)
    • Glueless Interface to Asynchronous Memories (SRAM, Flash, and EEPROM) and Synchronous Memories (SBSRAM, ZBT SRAM)
    • Supports Interface to Standard Sync Devices and Custom Logic (FPGA, CPLD, ASICs, etc.)
    • 32M-Byte Total Addressable External Memory Space
  • 32-Bit DDR2 Memory Controller (DDR2-667 SDRAM)
  • Four 1× Serial RapidIO® Links (or One 4×), v1.3 Compliant
    • 1.25-, 2.5-, 3.125-Gbps Link Rates
    • Message Passing, DirectIO Support, Error Mgmt Extensions, Congestion Control
    • IEEE 1149.6 Compliant I/Os
  • EDMA3 Controller (64 Independent Channels)
  • 32-/16-Bit Host-Port Interface (HPI)
  • Two 1.8-V McBSPs
  • 10/100/1000 Mb/s Ethernet MAC (EMAC)
    • IEEE 802.3 Compliant
    • Supports SGMII, v1.8 Compliant
    • 8 Independent Transmit (TX) and 8 Independent Receive (RX) Channels
  • Two 64-Bit General-Purpose Timers
    • Configurable as Four 32-Bit Timers
    • Configurable in a Watchdog Timer Mode
  • UTOPIA
    • UTOPIA Level 2 Slave ATM Controller
    • 8-Bit Transmit and Receive Operations up to 50 MHz per Direction
    • User-Defined Cell Format up to 64 Bytes
  • One 1.8-V Inter-Integrated Circuit (I2C) Bus
  • 16 General-Purpose I/O (GPIO) Pins
  • System PLL and PLL Controller
  • DDR PLL, Dedicated to DDR2 Memory Controller
  • Advanced Event Triggering (AET) Compatible
  • Trace-Enabled Device
  • Supports IP Security
  • IEEE-1149.1 and IEEE-1149.6 (JTAG™) Boundary-Scan-Compatible
  • 688-Pin Ball Grid Array (BGA) Package (CMH or GMH Suffix), 0.8-mm Ball Pitch
  • 0.065-µm/7-Level Cu Metal Process (CMOS)
  • 3.3-V, 1.8-V, 1.2V, and 1.1-V I/Os

All trademarks are the property of their respective owners.

Description

The TMS320C64x+™ DSPs (including the TMS320C6457 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The C6457 device is based on the third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for applications including video and telecom infrastructure, imaging/medical, and wireless infrastructure (WI). The C64x+ devices are upward code-compatible from previous devices that are part of the C6000™ DSP platform.

Based on 65-nm process technology and with performance of up to 9600 million instructions per second (MIPS) [or 9600 16-bit MMACs per cycle] at a 1.2-GHz clock rate, the C6457 device offers cost-effective solutions to high-performance DSP programming challenges. The C6457 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors.

The C64x+ DSP core employs eight functional units, two register files, and two data paths. Like the earlier C6000 devices, two of these eight functional units are multipliers or .M units. Each C64x+ .M unit doubles the multiply throughput versus the C64x core by performing four 16-bit × 16-bit multiply-accumulates (MACs) every clock cycle. Thus, eight 16-bit × 16-bit MACs can be executed every cycle on the C64x+ core. At a 1.2-GHz clock rate, this means 9600 16-bit MMACs can occur every second. Moreover, each multiplier on the C64x+ core can compute one 32-bit × 32-bit MAC or four 8-bit × 8-bit MACs every clock cycle.

The C6457 device includes Serial RapidIO®. This high-bandwidth peripheral dramatically improves system performance and reduces system cost for applications that include multiple DSPs on a board, such as video and telecom infrastructures and medical/imaging.

The C6457 DSP integrates a large amount of on-chip memory organized as a two-level memory system. The level-1 (L1) program and data memories on the C6457 device are 32KB each. This memory can be configured as mapped RAM, cache, or some combination of the two. When configured as cache, L1 program (L1P) is a direct mapped cache whereas L1 data (L1D) is a two-way set associative cache. The level 2 (L2) memory is shared between program and data space and is 2048KB in size. L2 memory can also be configured as mapped RAM, cache, or some combination of the two. L2 is configurable up to 1MB of cache. The C64x+ Megamodule also has a 32-bit peripheral configuration (CFG) port, an internal DMA (IDMA) controller, a system component with reset/boot control, interrupt/exception control, a power-down control, and a free-running 32-bit timer for time stamp.

The peripheral set includes: an inter-integrated circuit bus module (I2C); two multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; two 64-bit general-purpose timers (also configurable as four 32-bit timers); a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a 16-pin general-purpose input/output port (GPIO) with programmable interrupt/event generation modes; an 10/100/1000 Ethernet media access controller (EMAC), which provides an efficient interface between the C6457 DSP core processor and the network; a management data input/output (MDIO) module (also part of the EMAC) that continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system; a glueless external memory interface (64-bit EMIFA), which is capable of interfacing to synchronous and asynchronous peripherals; and a 32-bit DDR2 SDRAM interface.

The C6457 device has three high-performance embedded coprocessors [one enhanced Viterbi Decoder Coprocessor (VCP2) and two enhanced Turbo Decoder Coprocessors (TCP2_A and TCP2_B)] that significantly speed up channel-decoding operations on-chip. The VCP2 operating at CPU clock ÷ 3 can decode more than 694 7.95-Kbps adaptive multi-rate (AMR) [K = 9, R = 1/3] voice channels. The VCP2 supports constraint lengths K = 5, 6, 7, 8, and 9, rates R = 3/4, 1/2, 1/3, 1/4, and 1/5, and flexible polynomials, while generating hard decisions or soft decisions. Each TCP2 operating at CPU clock ÷ 3 can decode up to fifty 384-Kbps or eight 2-Mbps turbo encoded channels (assuming 6 iterations). The TCP2 implements the max*log-map algorithm and is designed to support all polynomials and rates required by Third-Generation Partnership Projects (3GPP and 3GPP2), with fully programmable frame length and turbo interleaver. Decoding parameters such as the number of iterations and stopping criteria are also programmable. Communications between the VCP2/TCP2s and the CPU are carried out through the EDMA3 controller.

The C6457 device has a complete set of development tools, which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

    

Pricing / Packaging / CAD Design Tools / Samples

PricePackagingSamples
DeviceStatusPrice | QuantityPackage | PinsPackage QTY | Package CarrierSamples
TMS320C6457CCMHACTIVE123.50 | 100uFCBGA (CMH) | 688 60Purchase Samples
TMS320C6457CCMH2ACTIVE160.55 | 100uFCBGA (CMH) | 688 60Purchase Samples
TMS320C6457CCMHAACTIVE148.20 | 100uFCBGA (CMH) | 688 60Purchase Samples
TMS320C6457CCMHA2ACTIVE185.25 | 100uFCBGA (CMH) | 688 60Purchase Samples
TMS320C6457CGMHACTIVE123.50 | 100uFCBGA (GMH) | 688 60Purchase Samples
TMS320C6457CGMH2ACTIVE160.55 | 100uFCBGA (GMH) | 688 60Purchase Samples
TMS320C6457CGMHAACTIVE148.20 | 100uFCBGA (GMH) | 688 60Purchase Samples
TMS320C6457CGMHA2ACTIVE185.25 | 100uFCBGA (GMH) | 688 60Purchase Samples
TMX320C6457CMH2ACTIVE160.55 | 100uFCBGA (CMH) | 688 1Purchase Samples

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

Reported Distributor Inventory as of 10:15 AM GMT, 06 Nov 2009
RegionCompanyIn StockPurchase
TI Lead Time*: 20 WeeksTMS320C6457CCMH
None Reported
View Distributors
TI Lead Time*: 4 WeeksTMS320C6457CCMHA
None Reported
View Distributors
View all Distributors  

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

 Product ContentDPPM / MTBF / FIT Rate
DeviceEco Plan* Lead / Ball FinishMSL Rating / Peak ReflowDetailsDetails
TMS320C6457CCMH  TBD Call TI Call TIViewView
TMS320C6457CCMH2      View
TMS320C6457CCMHA  TBD Call TI Call TIViewView
TMS320C6457CCMHA2      View
TMS320C6457CGMH      View
TMS320C6457CGMH2      View
TMS320C6457CGMHA      View
TMS320C6457CGMHA2      View
TMX320C6457CMH2      View

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for TMS320C6457 Help

Datasheet

Application Notes

View Application Notes for TMS320C645x DSPs

User Guides

View User Guides for TMS320C645x DSPs

Selection Guides

Errata

Tools & Software

NamePart # Company Tool / Software Type
Code Composer Studio Integrated Development Environment (IDE) - v4.xCCSTUDIOTexas InstrumentsCode Composer Studio(TM) IDE
C6455 Evaluation ModuleTMDXEVM6455Texas InstrumentsDevelopment Boards/EVMs
TMS320C6457 Evaluation ModuleTMDXEVM6457Texas InstrumentsDevelopment Boards/EVMs
TMS320C6472 Evaluation ModuleTMDXEVM6472Texas InstrumentsDevelopment Boards/EVMs
XDS510 Class EmulatorsXDS510Texas InstrumentsEmulators/Analyzers
XDS560 Trace EmulatorXDS560TRACETexas InstrumentsEmulators/Analyzers
TMS320C6455 DSP Starter Kit (DSK)TMDSDSK6455Texas InstrumentsStarter Kits
C64x+IMGLIB Simulink BlocksSPRC589 Texas Instruments Application-Specific Libraries 
C62x/C64x Fast Run-Time Support (RTS) LibrarySPRC122 Texas Instruments Signal Processing Libraries 
C64x+ Image Library (IMGLIB)SPRC264 Texas Instruments Signal Processing Libraries 
C64x+ IQMath Library - A Virtual Floating Point EngineSPRC542 Texas Instruments Signal Processing Libraries 
eXpressDSP Algorithm Standard – xDAIS Developer’s Kit and xDMTMDXDAISXDM Texas Instruments Algorithms / Codecs 
C64x+ DSP Library (DSPLIB)SPRC265 Texas Instruments Signal Processing Libraries 
C64x+IQMathLibrary Simulink BlocksSPRC590 Texas Instruments Application-Specific Libraries 
Chip Support Library for C6457SPRC924 Texas Instruments Drivers / IO / Control Software 

Simulation Models

View Simulation Models for TMS320C645x DSPs

Customers Who Evaluated This Product Also Evaluated...
Part # Name Product Family Comments
TMS320C6455 Fixed-Point Digital Signal Processor TMS320C6000 DSP PLATFORM-TMS320C645x DSPs TI customers also evaluated this product.
TMS320DM648 Digital Media Processor DAVINCI VIDEO PROCESSORS-TMS320DM64X DSP GENERATION TI customers also evaluated this product.
TMS320DM6446 DaVinci Digital Media System-on-Chip DAVINCI VIDEO PROCESSORS-TMS320DM644x SOCs TI customers also evaluated this product.
TMS320C6424 Fixed-Point Digital Signal Processor TMS320C6000 DSP PLATFORM-TMS320C642x DSPs TI customers also evaluated this product.
TMS320DM6437 Digital Media Processor DAVINCI VIDEO PROCESSORS-TMS320DM643x DSPS TI customers also evaluated this product.
TMS320VC5505 Low-Power Fixed-Point Digital Signal Processor TMS320C5000 DSP PLATFORM-TMS320C55X DSP GENERATION TI customers also evaluated this product.
TMS320C6416T Fixed-Point Digital Signal Processor TMS320C6000 DSP PLATFORM-TMS320C641x DSPs TI customers also evaluated this product.
TMS320C6474 Multicore Digital Signal Processor TMS320C6000 DSP PLATFORM-TMS320C647X MULTICORE DSPS TI customers also evaluated this product.
OMAP3530 Applications Processor OMAP™ Applications Processors-OMAP35x PROCESSORS TI customers also evaluated this product.
TMS320C6748 Fixed/Floating Point Digital Signal Processor C6000 FLOATING/FIXED-POINT DSPS-TMS320C674X LOW POWER DSPS TI customers also evaluated this product.
TMS320DM6467 Digital Media System-on-Chip DAVINCI VIDEO PROCESSORS-TMS320DM646x SOCs TI customers also evaluated this product.
TMS320C6747 Floating-Point Digital Signal Processor C6000 FLOATING/FIXED-POINT DSPS-TMS320C674X LOW POWER DSPS TI customers also evaluated this product.
TMS320DM365 Digital Media System-on-Chip (DMSoC) DAVINCI VIDEO PROCESSORS-TMS320DM3x ARM9™ Based SOCs TI customers also evaluated this product.
OMAP-L138 Low-Power Applications Processor OMAP™ Applications Processors-OMAP-Lx Processors TI customers also evaluated this product.
OMAP-L137 Low-Power Applications Processor OMAP™ Applications Processors-OMAP-Lx Processors TI customers also evaluated this product.

All End-Equipment

Support and Community

Customer Tags Help

Most Popular Tags for TMS320C6457:

View All Tags

Other Support



Click Here