TI Home > Semiconductors > Processor Platforms > DaVinci™ Digital Media Processors > TMS320DM644x DSPs SOCs >

TMS320DM6443 Status: ACTIVE

DaVinci Digital Media System-on-Chip

      
         
Alert me about changes<br/>to this product


Datasheet

Download - PDF Icon		 

Functional Block Diagram


enlarge Enlarge

 TMS320DM6443-594
CPU1 C64x+; 1 ARM9; DaVinci Video  
Peak MMACS4752  
RISC Frequency(MHz)297  
Frequency(MHz)594  
On-Chip L1/SRAM112 KB (DSP),40 KB (ARM)  
On-Chip L2/SRAM64 KB (DSP)  
ROM16 KB (ARM)  
EMIF1 16/8-Bit EMIFA,1 32/16-Bit DDR2  
External Memory Type SupportedAsync SRAM,DDR2 SDRAM,NAND Flash,SmartMedia/xD  
DMA64-Ch EDMA  
Video Port (Configurable)1 Dedicated Output  
Hardware AcceleratorsResizer,OSD  
EMAC10/100  
HPI1 16-bit  
MMC/SD1  
ATA/CFATA/CF  
ASP1  
I2C1  
SPI1  
UART3  
VLYNQ1  
USB1  
PWM3  
Timers2 64-Bit GP,1 64-Bit WD  
Core Supply (Volts)1.2 V  
IO Supply (Volts)1.8 V,3.3 V  
Operating Temperature Range (°C)0 to 85  
 Samples
 Inventory

Customers Who Evaluated This Product Also Evaluated

More Related Products

Product Information

Features

  • Get started today with production-ready, easy-to-use audio and video codecs for digital media processors based on DaVinci™ technology. Also available are various O/S Board Support Packages and software updates. All codecs are available for FREE evaluation. REQUEST FREE SOFTWARE!
  • High-Performance Digital Media SoC
    • 594-MHz C64x+™ Clock Rate
    • 297-MHz ARM926EJ-S™ Clock Rate
    • Eight 32-Bit C64x+ Instructions/Cycle
    • 4752 C64x+ MIPS
    • Fully Software-Compatible With C64x /ARM9™
  • Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
    • Eight Highly Independent Functional Units
      • Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle
      • Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle
    • Load-Store Architecture With Non-Aligned Support
    • 64 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
    • Additional C64x+™ Enhancements
      • Protected Mode Operation
      • Exceptions Support for Error Detection and Program Redirection
      • Hardware Support for Modulo Loop Operation
  • C64x+ Instruction Set Features
    • Byte-Addressable (8-/16-/32-/64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • Compact 16-Bit Instructions
    • Additional Instructions to Support Complex Multiplies
  • C64x+ L1/L2 Memory Architecture
    • 32K-Byte L1P Program RAM/Cache (Direct Mapped)
    • 80K-Byte L1D Data RAM/Cache (2-Way Set-Associative)
    • 64K-Byte L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation)
  • ARM926EJ-S (MPU) Core
    • Support for 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
    • DSP Instruction Extensions and Single Cycle MAC
    • ARM® Jazelle® Technology
    • EmbeddedICE-RT™ Logic for Real-Time Debug
  • ARM9 Memory Architecture
    • 16K-Byte Instruction Cache
    • 8K-Byte Data Cache
    • 16K-Byte RAM
    • 16K-Byte ROM
  • Emulation Trace Buffer™ (ETB11™) With 4-KB Memory for ARM9 Debug
  • Endianness: Little Endian for ARM and DSP
  • Video Processing Subsystem
    • Resize Engine Provides:
      • Resize Images From 1/4x to 4x
      • Separate Horizontal and Vertical Control
    • Back End Provides:
      • Hardware On-Screen Display (OSD)
      • 4 - 54 MHz DACs for a Combination of
        • Composite NTSC/PAL Video
        • Luma/Chroma Separate Video (S-video)
        • Component (YPbPr or RGB) Video (Progressive)
      • Digital Output
        • 8-/16-Bit YUV or up to 24-Bit RGB
        • HD Resolution
        • Up to 2 Video Windows
  • External Memory Interfaces (EMIFs)
    • 32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8V I/O)
    • Asynchronous16-Bit Wide EMIF (EMIFA) With 128M-Byte Address Reach
      • Flash Memory Interfaces
        • NOR (8-/16-Bit-Wide Data)
        • NAND (8-/16-Bit-Wide Data)
  • Flash Card Interfaces
    • Multimedia Card (MMC)/Secure Digital (SD) with Secure Data I/O (SDIO)
    • CompactFlash Controller With True IDE Mode
    • SmartMedia
  • Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
  • Two 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers)
  • One 64-Bit Watch Dog Timer
  • Three UARTs (One with RTS and CTS Flow Control)
  • One Serial Port Interface (SPI) with Two Chip-Selects
  • Master/Slave Inter-Integrated Circuit (I2C Bus™)
  • Audio Serial Port (ASP)
    • I2S
    • AC97 Audio Codec Interface
    • Standard Voice Codec Interface (AIC12)
  • 10/100 Mb/s Ethernet MAC (EMAC)
    • IEEE 802.3 Compliant
    • Media Independent Interface (MII)
  • VLYNQ™ Interface (FPGA Interface)
  • Host-Port Interface (HPI) with 16-Bit Multiplexed Address/Data
  • USB Port With Integrated 2.0 PHY
    • USB 2.0 High-/Full-Speed (480 Mbps) Client
    • USB 2.0 High-/Full-/Low-Speed Host (Mini-Host, Supporting One External Device)
  • Three Pulse Width Modulator (PWM) Outputs
  • On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash or UART
  • ATA/ATAPI I/F (ATA/ATAPI-6 Specification)
  • Individual Power-Saving Modes for ARM/DSP
  • Flexible PLL Clock Generators
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • Up to 71 General-Purpose I/O (GPIO) Pins (Multiplexed With Other Device Functions)
  • 361-Pin Pb-Free BGA Package (ZWT Suffix), 0.8-mm Ball Pitch
  • 0.09-µm/6-Level Cu Metal Process (CMOS)
  • 3.3-V and 1.8-V I/O, 1.2-V Internal
  • Applications:
    • Digital Media
    • Networked Media Encode/Decode
    • Video Imaging

All trademarks are the property of their respective owners.

Description

The TMS320DM6443 (also referenced as DM6443) leverages TI's Davinci™ technology to meet the networked media encode and decode application processing needs of next-generation embedded devices.

The DM6443 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, high processing performance, and long battery life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture of the DM6443 provides benefits of both DSP and Reduced Instruction Set Computer (RISC) technologies, incorporating a high-performance TMS320C64x+ DSP core and an ARM926EJ-S MPU core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM core incorporates:

  • A coprocessor 15 (CP15) and protection module
  • Data and program Memory Management Units (MMUs) with table look-aside buffers.
  • Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT).

The TMS320C64x+™ DSPs are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. It is based on an enhanced version of the second-generation high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSP cores an excellent choice for digital media applications. The C64x is a code-compatible member of the C6000™ DSP platform. The TMS320C64x+ DSP is an enhancement of the C64x+ DSP with added functionality and an expanded instruction set.

Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and C64x+ CPU, respectively.

With performance of up to 4752 million instructions per second (MIPS) at a clock rate of 594 MHz, the C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units&151;two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The eight functional units include instructions to accelerate the performance in video and imaging applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2376 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4752 MMACS. For more details on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (literature number SPRU732).

The DM6443 also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices. The DM6443 core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 256K-bit direct mapped cache and the Level 1 data cache (L1D) is a 640K-bit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 512K-bit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.

The peripheral set includes: 1 configurable video port; a 10/100 Mb/s Ethernet MAC (EMAC) with a Management Data Input/Output (MDIO) module; an inter-integrated circuit (I2C) Bus interface; one audio serial port (ASP); 2 64-bit general-purpose timers each configurable as 2 independent 32-bit timers; 1 64-bit watchdog timer; up to 71-pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UARTs with hardware handshaking support on 1 UART; 3 pulse width modulator (PWM) peripherals; and 2 external memory interfaces: an asynchronous external memory interface (EMIFA) for slower memories/peripherals, and a higher speed synchronous memory interface for DDR2.

The DM6443 includes a Video Processing Sub-System (VPSS) that has a configurable Resizer and Video Processing Back-End (VPBE) output used for display.

The Resizer accepts image data for separate horizontal and vertical resizing from 1/4x to 4x in increments of 256/N, where N is between 64 and 1024.

The Video Processing Back-End (VPBE) is comprised of an On-Screen Display Engine (OSD) and a Video Encoder (VENC). The OSD engine is capable of handling 2 separate video windows and 2 separate OSD windows. Other configurations include 2 video windows, 1 OSD window, and 1 attribute window allowing up to 8 levels of alpha blending. The VENC provides four analog DACs that run at 54 MHz, providing a means for composite NTSC/PAL video, S-Video, and/or Component video output. The VENC also provides up to 24 bits of digital output to interface to RGB888 devices. The digital output is capable of 8/16-bit BT.656 output and/or CCIR.601 with separate horizontal and vertical syncs.

The Ethernet Media Access Controller (EMAC) provides an efficient interface between the DM644X MPU core processor and the network. The DM6443 EMAC support both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode, with hardware flow control and quality of service (QOS) support.

The Management Data Input/Output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system. Once a PHY candidate has been selected by the MPU, the DIO module transparently monitors its link state by reading the PHY status register. Link change events are stored in the MDIO module and can optionally interrupt the MPU, allowing the MPU to poll the link status of the device without continuously performing costly MDIO accesses.

The HPI, I2C, SPI, USB2.0, and VLYNQ ports allow DM6443 to easily control peripheral devices and/or communicate with host processors. The DM6443 also provides multimedia card support, MMC/SD, with SDIO support.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The DM6443 has a complete set of development tools for both the ARM and DSP. These include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code

    

Pricing / Packaging / CAD Design Tools / Samples

PricePackagingCAD Design ToolsSamples
DeviceStatusReplaced ByPrice | QuantityPackage | PinsPackage QTY | Package CarrierSymbolsFootprintsSamples
TMS320DM6443AZWTACTIVE 33.75 | 100uNFBGA (ZWT) | 361 90  Purchase Samples
TMS320DM6443ZWTOBSOLETETMS320DM6443AZWT NFBGA (ZWT) | 361   Download CAD Format for this Symbol Download CAD Format for this FootprintReplaced by TMS320DM6443AZWT

* Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For higher volume price quotes,prices in local currency or delivery quotes, please contact your local Texas Instruments Sales Office or Authorized Distributor.

Inventory

  TI Inventory Status Reported Distributor Inventory
TMS320DM6443AZWTAs of 8:58 AM GMT, 03 Jul 2009As of 8:58 AM GMT, 03 Jul 2009
 Lead TimeRegionCompanyIn StockPurchase
 8 Weeks AmericasAvnet 14
TMS320DM6443ZWTAs of 8:58 AM GMT, 03 Jul 2009As of 8:58 AM GMT, 03 Jul 2009
 Lead TimeRegionCompanyIn StockPurchase
 16 Weeks AmericasAvnet 9
 DigiKey 344
 AsiaWPI 103
 EuropeAvnet-SILICA 32
 Compel 39
View all Distributors  

** Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred TI Authorized Distributor for additional information.

Quality & Lead (Pb)-Free Data

 Product ContentDPPM / MTBF / FIT Rate
DeviceEco Plan* Lead / Ball FinishMSL Rating / Peak ReflowDetailsDetails
TMS320DM6443AZWT RoHS Compliant Pb-Free (RoHS) Call TI Level-3-260C-168 HRViewView
TMS320DM6443ZWT  Pb-Free (RoHS) Call TI Level-3-260C-168 HRViewView

* The planned eco-friendly classification: Pb-Free (RoHS) or Pb-Free (RoHS Exempt) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for TMS320DM6443 Help

Datasheet

Application Notes

View Application Notes for TMS320DM644x DSPs SOCs

User Guides

View User Guides for TMS320DM644x DSPs SOCs

Solution Guides

Simulation Models

View Simulation Models for TMS320DM644x DSPs SOCs

White Papers

View White Papers for TMS320DM644x DSPs SOCs

Errata

More Literature

View More Literature for TMS320DM644x DSPs SOCs

Tools & Software

NamePart # Company Tool / Software Type
Code Composer Studio IDECCSTUDIOTexas InstrumentsCode Composer Studio(TM) IDE
DaVinci EVM Prototyping Circuit BoardLink ResearchDaughter Cards
DM6446 Digital Video Evaluation ModuleTMDSEVM6446Texas InstrumentsDevelopment Boards/EVMs
DM6437 Digital Video Development PlatformTMDSVDP6437Texas InstrumentsDevelopment Platforms
Digital Video Software Production Bundle (DVSPB) based on DaVinci™ TechnologyTMDSDVSPBA9Texas InstrumentsDevelopment Platforms
Adaptive Clocking JTAG Emulator AdaptersTMDSADPTexas InstrumentsEmulators/Analyzers
XDS510 Class EmulatorsXDS510Texas InstrumentsEmulators/Analyzers
XDS560 Class High Speed EmulatorsXDS560Texas InstrumentsEmulators/Analyzers
Blackhawk™ LAN560 JTAG EmulatorBlackhawkEmulators/Analyzers
Blackhawk™ PCI560 JTAG Emulator for TI DSPsBlackhawkEmulators/Analyzers
Blackhawk™ USB560 JTAG EmulatorBlackhawkEmulators/Analyzers
Blackhawk™ USB560BP JTAG EmulatorBlackhawkEmulators/Analyzers
XDS510USB PLUS JTAG EmulatorSpectrum Digital, Inc.Emulators/Analyzers
Windows CE EVM Software (OS and BSP)S1SDKWCE Texas Instruments Operating Systems (OS/RTOS) 
H.264 Video EncoderTMDH264E Texas Instruments Algorithms / Codecs 
JPEG Imaging DecoderTMDJPEGD Texas Instruments Algorithms / Codecs 
MPEG-4 Video DecoderTMDMPEG4D Texas Instruments Algorithms / Codecs 
MPEG-2 Video EncoderTMDMPEG2E Texas Instruments Algorithms / Codecs 
WMA Decoder Ittiam Systems Algorithms / Codecs 
AAC HE and LC Audio EncoderTMDAACE Texas Instruments Algorithms / Codecs 
Linux Digital Video Software Development Kits (DVSDK) for DaVinci DevicesLINUXDVSDK-DV Texas Instruments Operating Systems (OS/RTOS) 
VICP Signal Processing LibrarySPRC831 Texas Instruments Signal Processing Libraries 
MPEG-2 Video DecoderTMDMPEG2D Texas Instruments Algorithms / Codecs 
MP3 Audio DecoderTMDMP3D Texas Instruments Algorithms / Codecs 
MPEG-4 Video EncoderTMDMPEG4E Texas Instruments Algorithms / Codecs 
TMS320C62x/TMS320C64x FastRTS LibrarySPRC122 Texas Instruments Signal Processing Libraries 
C64x+IMGLIBSPRC264 Texas Instruments Signal Processing Libraries 
H.264 Video DecoderTMDH264D Texas Instruments Algorithms / Codecs 
MP3 Audio EncoderTMDMP3E Texas Instruments Algorithms / Codecs 
AAC HE and LC Audio DecoderTMDAACD Texas Instruments Algorithms / Codecs 
JPEG Imaging EncoderTMDJPEGE Texas Instruments Algorithms / Codecs 
eXpressDSP Algorithm Standard – xDAIS Developer’s Kit and xDMTMDXDAISXDM Texas Instruments Algorithms / Codecs 
Multimedia Framework Products (MFP) - Codec Engine and xDAIS Framework ComponentsTMDMFP Texas Instruments Framework Software 
Drivers/Platform Support Package (PSP)SUPPORTPKG Texas Instruments Drivers / IO / Control Software 

Part # Name Product Family Comments
THS8133B   10-Bit, 80 MSPS Triple Video DAC with Tri-Level Sync Generation (HDTV Compliant)   VIDEO AND IMAGING - VIDEO DACS      
THS8134B   8-Bit, 80MSPS Triple DAC with Tri-Level Sync Generation (HDTV Compliant)   VIDEO AND IMAGING - VIDEO DACS      
TVP5150AM1   Ultralow Power NTSC/PAL/SECAM Video Decoder w/Robust Sync Detector   VIDEO AND IMAGING - VIDEO ENCODERS / DECODERS   Complementary Analog Part    
THS8135   Triple 10-Bit 240MSPS Video DAC with Tri-Level Sync & Video (ITU-R.BT601)-Compliant Full Scale Range   VIDEO AND IMAGING - VIDEO DACS      
THS8200   Triple 10-Bit All Format Video DAC   VIDEO AND IMAGING - VIDEO DACS      
TPS40200   Wide Input Non-Synchronous Buck DC/DC Controller   NON-ISOLATED SWITCHING DC/DC REGULATORS - DC/DC CONTROLLERS (EXTERNAL SWITCH)      
TPS65020   6-channel Power Mgmt IC with 3DC/DCs, 3 LDOs, I2C interface and Dynamic Voltage Scaling   POWER MANAGEMENT MULTI-CHANNEL IC (PMIC) SOLUTIONS - PMIC SOLUTIONS WITH AND WITHOUT BATTERY CHARGER      
TPS62020   Adjustable, 600-mA, 95% Efficient Step-Down Converter, 18uA, MSOP-10   DC/DC CONVERTERS (INTEGRATED SWITCH) - STEP-DOWN REGULATORS      
TPS65040   Clock and Power Management IC for RF System   POWER MANAGEMENT MULTI-CHANNEL IC (PMIC) SOLUTIONS - PMIC SOLUTIONS WITH AND WITHOUT BATTERY CHARGER      
TPS62220   Adjustable, 400-mA, 95% Efficient Step-Down Converter, 15uA, ThinSOT-23   DC/DC CONVERTERS (INTEGRATED SWITCH) - STEP-DOWN REGULATORS      
Customers Who Evaluated This Product Also Evaluated...
TMS320DM6446 DaVinci Digital Media System-on-Chip   TI customers also evaluated this product.
TMS320DM6441 DaVinci Digital Media System-on-Chip   TI customers also evaluated this product.
TMS320DM648 Digital Media Processor   TI customers also evaluated this product.
TMS320DM6437 Digital Media Processor   TI customers also evaluated this product.
TMS320DM6467 Digital Media System-on-Chip DAVINCI DIGITAL MEDIA PROCESSORS-TMS320DM646x DSPs TI customers also evaluated this product.
OMAP3530 Applications Processor OMAP™ Applications Processors-OMAP35x PROCESSORS TI customers also evaluated this product.
TMS320DM355 Digital Media System-on-Chip (DMSoC) DAVINCI DIGITAL MEDIA PROCESSORS-TMS320DM3x Processors TI customers also evaluated this product.
OMAP-L137 Low-Power Applications Processor OMAP™ Applications Processors-OMAP-Lx Processors TI customers also evaluated this product.
TMS320DM365 Digital Media System-on-Chip (DMSoC) DAVINCI DIGITAL MEDIA PROCESSORS-TMS320DM3x Processors TI customers also evaluated this product.

Related End Equipments

All End-Equipment

Support and Community

Customer Tags Help

Most Popular Tags for TMS320DM6443:

View All Tags

Other Support



Click Here