TI Home > Semiconductors > TMS320TCIx Wireless Infrastructure DSP-Based Product >

TMS320TCI6485 Status: ACTIVE

High-Performance Communications Infrastructure Digital Signal Processor


      
         
Alert me about changes<br/>to this product

Customers Who Evaluated This Product Also Evaluated

  • TMS320TCI6489: High-Performance Communications Infrastructure Digital Signal Processor
  • TMS320TCI6487: Fixed-Point Digital Signal Processor

Product Information

Features

  • High-Performance Communications Infrastructure
    • Instruction Cycle Time:
      • 850 MHz Device: 1.25-ns to 1-ns
    • Clock Rate
      • 850 MHz Device
    • Eight 32-Bit Instructions/Cycle
    • Commercial Temperature:
      • 850 MHz Device: 0°C to 100°C
    • 2 TMS320C64x+™ DSP Cores
      • Dedicated SPLOOP Instructions
      • Compact Instructions (16-Bit)
      • Exception Handling
    • TMS320C64x+ Megamodule L1/L2 Memory Architecture
      • 256 K-Bit (32 K-Byte) L1P Program Cache [Direct Mapped]
      • 256 K-Bit (32 K-Byte) L1D Data Cache [2-Way Set-Associative]
      • 16 M-Bit (2048 K-Byte) Total L2 Unified Mapped RAM/Cache
        • 512 K-Bit (64 K-Byte) L3 ROM
    • One Receive Accelerator (RAC)
      • Performs Chip-Rate RX Functions
      • Up to 8 Femto-BTS Users

View All Features in Datasheet

Description

The TMS320TCI6485 from Texas Instruments is a high-performance, cost competitive, single-chip digital signal processor (DSP) solution capable of supporting PHY and MAC layer processing for 2G, 3G and 4G femtocell base stations.

The TCI6485 offers substantial development benefits for residential base station manufacturers. It is a dual-core processor, supporting eight users on a single WCDMA carrier. It is also capable of running both PHY and higher layer software functions on each of the two cores, and includes software for WCDMA that supports all Layer 1, 2 and 3 processing.

TCI6485 WCDMA residential femtocell system parameters

  • 8 UEs
  • HSDPA up to 15 MBits/s
  • HSUPA up to 5.7 MBit/s
  • Cell size < 100m
  • L3/ L2/ L1 functionality

With the TCI6485, OEMs can utilize a single device for PHY and full upper layer processing without incurring excessive research and development expenditures, as a separate RISC processor for Layer 2 and 3 processing is no longer required.

View All Description in Datasheet

    

Quality & Lead (Pb)-Free Data

If the information you are requesting is not available online at this time, contact one of our Product Information Centers regarding the availability of this information.

Technical Documents

Most useful technical documents for TMS320TCI6485 Help

Datasheet

White Papers

More Literature

Customers Who Evaluated This Product Also Evaluated...
Part # Name Product Family Comments
TMS320TCI6489 High-Performance Communications Infrastructure Digital Signal Processor SEMICONDUCTORS-TMS320TCIx TI customers also evaluated this product.
TMS320TCI6487 Fixed-Point Digital Signal Processor DSP-TMS320TCIX WIRELESS INFRASTRUCTURE DSP PRODUCTS TI customers also evaluated this product.

Support and Community

Customer Tags Help

Most Popular Tags for TMS320TCI6485:

View All Tags

Other Support



Click Here