Error-Free Transmission
In 1997, TI developed the first integrated SERDES ASIC in the telecom/datacom industry. Since then, TI has maintained our leadership position by providing the highest level of SERDES integration in the industry. This first-pass success customer design integrated 256 SERDES, more than four times what is currently available in ASSPs.
TI SERDES Technology - Four generations of SERDES families
- First CMOS 0.13µm 3.125Gbps test silicon
- XAUI, FibreChannel (FC1, FC2, GbFC) and Gigabit Ethernet compliant SERDES
- Integrated OC48 SONET SERDES in customer silicon today
- Integration of 12Gbps SERDES in 0.13µm
|
 |
|