TI Home > Design Support > Technical Documents > DDR2 Memory Interface Clocks and Registers - Overview

Design Support

DDR2 Memory Interface Clocks and Registers - Overview

This application report gives an overview of the existing JEDEC DDR2 Register and PLL Buffer specifications and compliant TI devices.



Bookmark and Share