This document provides implementation instructions for the DDR2 interface contained on the C6457/TCI6484/TCI6487/88 DSP.