TI Home > Design Support > Technical Documents > TMS320C674x/OMAP-L1x Processor Multichannel Buffered Serial Port (McBSP) UG (Rev. A)

Design Support

TMS320C674x/OMAP-L1x Processor Multichannel Buffered Serial Port (McBSP) UG (Rev. A)

This document describes the operation of the multichannel buffered serial port (McBSP). The McBSP consists of a data path and a control path that connect to external devices. Separate pins for transmission and reception communicate data to these external devices. The CPU communicates to the McBSP using 32-bit-wide control registers accessible via the internal peripheral bus.



Bookmark and Share