TI Home > Design Support > Technical Documents > TMS320C6457 DSP Turbo-Decoder Coprocessor 2 Reference Guide

Design Support

TMS320C6457 DSP Turbo-Decoder Coprocessor 2 Reference Guide

Channel decoding of high bit-rate data channels found in third-generation (3G) cellular standards requires decoding of turbo-encoded data. The turbo-decoder coprocessor (TCP2) in some of the digital signal processors (DSPs) of the TMS320C6000™ DSP family has been designed to perform this operation for IS2000 and 3GPP wireless standards. This document describes the operation and programming of the TCP2 for the TMS320C6457 DSPs.



Bookmark and Share