|
The OMAP730 is a single chip that integrates a ARM926EJ-S™ core for
application processing and TI’s GSM/GPRS digital baseband modem. The OMAP730
offers twice the application performance over the previous generation while
doubling the standby time for handsets and smartphones. It is intended
for high-volume wireless OEMs and ODMs and is not available through distributors.
By integrating 40 peripherals on-chip, OMAP730-based designs will require approximately
half the board space over the previous generation. This reduces overall system
cost and leaves board space for additional functionality. Another feature is
a SRAM frame buffer for faster streaming media and application performance.
Other capabilities provide accelerated Java™ processing, web browsing,
personal information management (PIM) applications, location-based services
and others.
The OMAP730 processor also provides a comprehensive hardware security subsystem.
It includes a secure bootloader, secure mode of operation, secure RAM and ROM,
and hardware accelerators for several security standards.
The OMAP730 processor is an integral part of the TCS2600
GPRS chipset solution.
OMAP730 Features:
Low-Power, High-Performance CMOS Technology
- Low-voltage 130 nm technology
- 1.1 - 1.5V cores, 1.8 - 2.75V IO
- Extremely low power consumption: less than 10 µA in standby mode
- Split power supplies for application processing, digital baseband and real-time
clock enable precise control over power consumption
- Optimized clocking and power management: Only two clocks required at 13
MHz and 32 kHz
ARM926TEJ Core Subsystem
- ARM926EJ-S V5 architecture up to 200 MHz (maximum frequency)
- 16 kB I-cache; 8 kB D-cache
- Java acceleration in hardware
- Multimedia instruction set architecture (ISA) extension
GSM/GPRS Digital Baseband Subsystem
- Class 12 GPRS ROM-based DBB
- E-GPRS interface for EDGE co-processor
- 384 K-bytes internal SRAM
- E-OTD and TTY support
- Quad vocoder with EFR, FR, HR, AMR
- GSM ultra-low power device (ULPD)
- SIM interface
Application Subsystem
- Supports all leading operating systems
- DMA with 4 physical and 17 logical channels and a dedicated 2D graphics
engine
- Programmable GPIO keyboard interface
- 54-Mbps WLAN interface
- Security acceleration in hardware:
- Secure bootloader
- 48 kB of secure ROM
- 16 kB of secure RAM
- Hardware acceleration for security standards and random number generator
- Unique die ID cell
- Third-party Security software library
- Enhanced audio controller (EAC)
- Comprehensive memory controller for interfaces to:
- 128 MB of mobile SDRAM
- 256 MB Flash
- NAND Flash controllers
- 1.6 Mb ISRAM
- SD/MMC/SDIO interface
- Enhanced Trace Module for debug
- LCD controller
- uWire
- SPI
- 1-wire and HDQ interface
- Bluetooth data/audio interface
- USB On-the-Go
- Two high-speed 3.68 MHz UARTs
- Fast IrDA (FIR)
- Two 32-bit timers
- Parallel camera port
- Programmable three-color LED pulse generation
- I²C master/slave controller
- SmartCard interface
289-ball, 12 mm x 12 mm MicroStar BGA™ Package
Back to Top
|