

UNDERSTANDING THE ADS1251, ADS1253, AND ADS1254 INPUT CIRCUITRY

By Alex Hunt, Chris Wang, Jim Todsen, and Paul Stulik

SUMMARY

This application report describes the ADS1251, ADS1253, and ADS1254 input circuits to better illustrate the loading seen by the signal source.

INPUT CIRCUIT

The ADS1251, ADS1253, and ADS1254 measure the input signal using internal capacitors that are continuously charged and discharged. Figure 1 shows a simplified schematic of the ADS1251, ADS1253, and ADS1254 input circuitry, with Figure 2 showing the ON/OFF timings of the switches. Switches S1 are closed during the charging phase. With S1 closed, C_{A1} charges to $+V_{IN}$, C_{A2} charges to $-V_{IN}$, and C_B charges to $(+V_{IN}) - (-V_{IN})$. For the discharge phase, S1 first opens and then S2 closes. C_{A1} and C_{A2} discharge to approximately 0.25V_{DD} and C_B discharges to 0V. This 2-phase charge/ discharge cycle repeats with a frequency of CLK/6. Note that the S2 switches represent the internal discharging process within the ADS1251, ADS1253, and ADS1254. The actual circuitry inside the ADS1251, ADS1253, and ADS1254 is different, but the net effect is the same.




FIGURE 1. ADS1251, ADS1253, and ADS1254 Simplified Input Circuit.




FIGURE 2. Switch Timing for Figure 1.

When driving the inputs of the ADS1251, ADS1253, and ADS1254, it is important to consider the effects of the loading from the input circuitry. The constant charging and discharging of the capacitors present a dynamic load resulting in input current spikes that exponentially decay as the capacitors are charged. The external circuitry driving the ADS1251, ADS1253, and ADS1254 inputs must be able to handle this load. To help understand the requirements on the external circuitry, it is often helpful to consider the effective impedance presented by the switching capacitor load.

EFFECTIVE IMPEDANCE OF A SWITCHED-CAPACITOR

Consider first, a simple capacitor that is charged and discharged, as shown in Figure 3 (with the same switch timings that are shown in Figure 2).




FIGURE 3. Simple Capacitor Example.



The average current load of this signal (I_{AVE}) is:

$$I_{AVE} \equiv \frac{Q}{t} = \frac{CV}{\tau} = CV \frac{f_{CLK}}{6}$$
(1)

Defining the effective impedance as:

$$Zeff = \frac{V}{I_{AVE}}$$
(2)

and combining with Equation 1 results in:

$$Zeff = \frac{1}{C\left(\frac{f_{CLK}}{6}\right)}$$
(3)

EFFECTIVE INPUT CIRCUIT

With the help of Equation 3, the circuitry of Figure 1 can be redrawn with effective impedances, as shown in Figure 4. Table I lists the effective impedances versus CLK frequency.




FIGURE 4. Effective Input Impedances of the ADS1251, ADS1253, and ADS1254.

CLK FREQUENCY (MHz)	Zeff _A (MΩ)	Zeff _B (MΩ)
0.0384	96	56
1	3.7	2.2
4	0.92	0.54
8	0.46	0.27

TABLE I. Effective Input Impedances for Different CLK Frequencies.

It is sometimes convenient to consider the input impedance with respect to the differential and common-mode voltages shown in Figure 5. Using Z_{DM} (differential effective input impedance) and Z_{CM} (common-mode effective input impedance), the input currents are:

$$I_{+} = Z_{DM}V_{DM} + Z_{CM}(V_{CM} - 0.25V_{DD})$$
(4)

$$I_{-} = -Z_{DM}V_{DM} + Z_{CM}(V_{CM} - 0.25V_{DD})$$
(5)

Referring to the circuit in Figure 4, it can be shown that:

$$Z_{\rm DM} = {\rm Zeff}_{\rm B} \parallel 2 {\rm Zeff}_{\rm A}$$
 (6)

$$Z_{CM} = Zeff_A$$
 (7)

Table II lists the differential and common-mode effective impedances versus CLK frequency.




FIGURE 5. Differential and Common-Mode Signal Definitions.

CLK FREQUENCY (MHZ)	Ζ _{DM} (ΜΩ)	Ζ _{CM} (MΩ)
0.0384	43	96
1	1.7	3.7
4	0.42	0.92
8	0.21	0.46

TABLE II. Differential and Common-Mode Effective Input Impedances for Different CLK Frequencies.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated