Digital Voice Echo Canceller with a TMS32020

APPLICATION REPORT: SPRA129

Author David Messerschmitt, David Hedberg, Christopher Cole, Amine Haoui, and Peter Winship Technekron Communications Systems

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Digital Voice Echo Canceller with a TMS32020

Abstract

This report covers both the theory and implementation of a single chip TMS32020 digital voice echo canceller. The single-chip system can perform a 128-tap or 16-ms echo cancellation for telephone network applications. The echo canceller is implemented in accordance with the CCITT recommendation (G.165). A simulation has been performed to test the echo canceller, and the result exceeds the CCITT requirements.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

Echo cancellers using adaptive filtering techniques are now finding widespread practical applications to solve a variety of communications systems problems. ¹ These applications are made possible by the recent advances in microelectronics, particularly in the area of Digital Signal Processors (DSPs). Cancelling echoes for long-distance telephone voice communications, full-duplex voiceband data modems, and high-performance "handsfree" audio-conferencing systems (including speakerphones) are a few examples of these applications.

The continuing deployment of all-digital toll switches, satellite-based voice and data networks, and new intercontinental long-haul circuits have been accompanied by more widespread use of all-digital voice echo cancellers in carrier systems. In addition, new low-cost integrated single-channel echo cancellers are expected to see increasing application in smaller systems for audio teleconferencing and low-cost voice/data communications using private satellite earth stations.

Advancements in single-chip programmable digital signal processor technology now make it attractive to implement modular per-channel echo canceller architectures with all the functions required for a single echo canceller

integrated within a single device. A programmable DSP implementation offers the advantages of a short development and test schedule and the flexibility to meet custom product requirements by extending software-based functional building blocks rather than designing new hardware.

This application report describes the implementation of an integrated 128-tap (16-ms span) digital voice echo canceller on the Texas Instruments TMS32020 programmable signal processor. The implementation features a direct interface for standard PCM codecs (e.g., Texas Instruments TCM2913) and meets the requirements of the CCITT (International Telegraph and Telephone Consultive Committee) Recommendation G.165 for echo cancellers.³ This report presents the requirements for echo cancellation in voice transmission and discusses the generic echo cancellation algorithms. The implementation considerations for a 128-tap echo canceller on the TMS32020 are then described in detail, as well as the software logic and flow for each program module.

A hardware demonstration model of a 128-tap voice echo canceller using the TMS32020 has been constructed and tested. Figure 1 shows a photograph of the echo canceller demonstration system. The main features of this model are described within the report. The appendixes contain complete source code and a schematic for the demonstration system echo canceller module.




Figure 1. Echo Canceller Demonstration System

ECHO CANCELLATION IN VOICE TRANSMISSION

Echoes in the Telephone Network

The source of echoes can be understood by considering a simplified connection between two subscribers, S1 and S2, as shown in Figure 2. This connection is typical in that it contains two-wire segments on the ends, a four-wire connection in the center, and a hybrid at each end to convert from two-wire transmission to four-wire transmission. Each two-wire segment consists of the subscriber loop and possibly some portion of the local network. Over this segment, both directions of transmission are carried by the same wire pair, i.e., signals from speakers S1 and S2 are superimposed on this segment. On the four-wire section, the two directions of transmission are segregated. The speech from speaker S1 follows the upper transmission path, as indicated by the arrow, while speech originating from S2 follows the lower path. The segregation of the two signals is necessary where it is desired to insert carrier terminals, amplifiers, or digital switches.

The hybrid is a device that converts two-wire to four-wire transmission. The role of the hybrid on the right-hand side is to direct the signal energy arriving from S1 to the two-wire segment of S2 without allowing it to return to S1 via the lower four-wire transmission path. Because of impedance mismatches (unfortunately occurring in practice), some of this energy will be returned to speaker S1, who then hears a delayed version of his speech. This is the source of "talker echo."

The subjective effect of the talker echo depends on the delay around the loop. For short delays, the talker echo represents an insignificant impairment if the attenuation is reasonable (6 dB or more). This is because the talker echo is indistinguishable from the normal sidetone in the telephone. For satellite connections, the delay in each four-wire path is about 270 ms as a consequence of the high altitude of synchronous satellites. This means that the round-trip echo delay is approximately 540 ms, which makes it very disturbing to the talker, and can in fact make it quite difficult to carry on a conversation. When such is the case, it is

essential to find ways of controlling or removing that echo. Since the subjective annoyance of echo increases with delay as well as echo level due to hybrid return energy, the measures for control depend on the circuit length.

For terrestrial circuits under 2,000 miles, the via net loss (VNL) plan,⁴ which regulates loss as a function of transmission distance, is used to limit the maximum echoto-signal ratio. On circuits over this length (e.g., intercontinental circuits), echo suppressors or cancellers are used. An echo suppressor is a voice-operated switch that attempts to open the path from listener to talker whenever the listener is silent. However, echo suppressors perform poorly since echo is not blocked during periods of doubletalk. They impart a choppiness to speech and background noise as the transmission path is opened and closed. Due to recent decreasing trends in DSP costs, digital echo cancellers are now viable as replacements for most of the circuits using echo suppressors.

For satellite circuits with full hop delays of 540 ms, echo suppressors are subjectively inadequate, and cancellers must be employed.

Digital Echo Cancellers in Voice Carrier Systems

The principle of the echo canceller for one direction of transmission is shown in Figure 3. The portion of the fourwire connection near the two-wire interface is shown in this figure, with one direction of voice transmission between ports A and C, and the other direction between ports D and B. All signals shown are sampled data signals that would occur naturally at a digital transmission terminal or digital switch. The far-end talker signal is denoted y(i), the undesired echo r(i), and the near-end talker x(i). The near-end talker is superimposed with the undesired echo on port D. The received signal from far-end talker y(i) is available as a reference signal for the echo canceller and is used by the canceller to generate a replica of the echo called r(i). This replica is subtracted from the near-end talker plus echo to yield the transmitted near-end signal u(i) where $u(i) = x(i) + r(i) - \hat{r}(i)$. Ideally, the residual echo error $e(i) = r(i) - \hat{r}(i)$ is very small after echo cancellation.




Figure 2. A Simplified Telephone Connection




Figure 3. Echo Canceller Configuration

The echo canceller generates the echo replica by applying the reference signal to a transversal filter (tapped-delay line), as shown in Figure 4. If the transfer function of the transversal filter is identical to that of the echo path, the echo replica will be identical to the echo, thus achieving total cancellation. Since the transfer function of the echo path from port C to port D is not normally known in advance, the canceller adapts the coefficients of the transversal filter. To reduce error, the adaptation algorithm infers from the cancellation error e(i) (when no near-end signal is present) the appropriate correction to the transversal filter coefficients.

The number of taps in the transversal filter of Figure 4 is determined by the duration of the impulse response of the echo path from port C to port D. The time span over which this impulse response is significant (i.e., nonzero) is typically 2 to 4 ms. This corresponds to 16 to 32 tap positions with 8-kHz sampling. However, because of the portion of the four-wire circuit between the location of the echo canceller and the hybrid, this response does not begin

at zero, but is delayed. The number of taps N, must be large enough to accommodate that delay. With N=128, delays of up to 16 ms (or about 1,200 miles of "tail" circuit) can be accommodated.

In practice, it is necessary to cancel the echoes in both directions of a trunk. For this purpose, two adaptive cancellers are used, as shown in Figure 5, where one cancels the echo from each end of the connection. The near-end talker for one of the cancellers is the far-end talker for the other. In each case, the near-end talker is the "closest" talker, and the far-end talker is the talker generating the echo being cancelled. It is desirable to position these two "halves" of the canceller in a split configuration, as shown in Figure 5, where the bulk of the delay in the four-wire portion of the connection is in the middle. The reason is that the number of coefficients required in the echo-cancellation filter is directly related to the delay of the tail circuit between the location of the echo canceller and the hybrid that generates the echo. In the split configuration, the largest delay is not




Figure 4. Echo Estimation Using a Transversal Filter




Figure 5. Split-Type Echo Canceller for Two Directions of Transmission

in the echo path of either half of the canceller. Therefore, the number of coefficients is minimized.

The digital voice echo canceller can be applied in a variety of transmission equipment configurations. Some of these are illustrated in Figures 6 through 8.

Figure 6 shows a single-channel echo canceller with a four-wire analog interface. The TMS32020 implementation described in this application report provides for the serial PCM codec interface required for this common configuration.

In digital carrier transmission systems, digital voice channels are usually carried in groups of 24 using the T1 group format.⁵ As indicated in Figures 7 and 8, a T1-compatible digital voice echo canceller can be implemented with 24 single-channel echo cancellers connected directly to the serial 1.544-Mbps T1 PCM data streams for the transmit and receive groups.

Figures 9 through 11 show the appropriate architectures for applying digital voice echo cancellers to analog switching and analog transmission channel groups within the telephone network.




Figure 6. Single-Channel Four-Wire VF Echo Canceller




Figure 7. Standalone Digital T1 Echo Canceller




Figure 8. Per-Channel Architecture for a T1 Digital Echo Canceller




Figure 9. Digital Switch to Analog Facility




Figure 10. Analog Facility to Digital Facility




Figure 11. Analog Facility to Analog Facility

ECHO CANCELLATION ALGORITHMS

Generic algorithm requirements for each major signal processing function are discussed in this section. The signal processing flow for a single-channel digital voice echo canceller is shown in the block diagram of Figure 12.

Adaptive Transversal Filter

The reflected echo signal r(i) at time i (see Figure 3) can be written as the convolution of the far-end reference signal y(i) and the discrete representation h_k of the impulse response of the echo path between port C and D.

$$r(i) = \sum_{k=0}^{N-1} h_k y(i-k) . (1)$$

Linearity and a finite duration N of the echo-path response have been assumed. An echo canceller with N taps adapts the N coefficients a_k of its transversal filter to produce a replica of the echo r(i) defined as follows:

$$\hat{\mathbf{r}}(i) = \sum_{k=0}^{N-1} a_k \ y(i-k)$$
 (2)

Clearly, if $a_k = h_k$ for k = 0,...,N-1, then $\hat{r}(i) = r(i)$ for all time i and the echo is cancelled exactly.

Since, in general, the echo-path impulse response h_k is unknown and may vary slowly with time, a closed-loop coefficient adaptation algorithm is required to minimize the average or mean-squared error (MSE) between the echo and its replica. From Figure 3, it can be seen that the near-end error signal u(i) is comprised of the echo-path error $r(i) - \hat{r}(i)$ and the near-end speech signal x(i), which is uncorrelated with the far-end signal y(i). This gives the equation

$$E(u^2(i)) = E(x^2(i)) + E(e^2(i))$$
 (3)

where E denotes the expectation operator. The echo term $E(e^2(i))$ will be minimized when the left-hand side of (3) is minimized. If there is no near-end speech (x(i)=0), the minimum is achieved by adjusting the coefficients a_k along the direction of the negative gradient of $E(e^2(i))$ at each step with the update equation

$$a_k(i+1) = a_k(i) - \beta \frac{\partial E(e^2(i))}{\partial a_k(i)}$$
 (4)

where β is the stepsize. Substituting (1) and (2) into (3) gives from (4) the update equation

$$a_{\mathbf{k}}(i+1) = a_{\mathbf{k}}(i) + 2\beta \mathbf{E} \left[\mathbf{e}(i) \ \mathbf{y}(i-\mathbf{k}) \right]$$
 (5)

Figure 12. Signal Processing for a Digital Voice Echo Canceller

In practice, the expectation operator in the gradient term $2\beta E\left[e(i)\ y(i-k)\right]$ cannot be computed without a priori knowledge of the reference signal probability distribution. Common practice is to use an unbiased estimate of the gradient, which is based on time-averaged correlation error. Thus, replacing the expectation operator of (5) with a short-time average, gives

SUPPRESSION

μ-LAW

$$a_k(i+1) = a_k(i) + 2\beta \frac{1}{M} \sum_{m=0}^{M-1} e(i-m) y(i-m-k)$$
 (6)

The special case of (6) for M=1 is frequently called the least-mean-squared (LMS) algorithm or the stochastic gradient algorithm. Alternatively, the coefficients may be updated less frequently with a thinning ratio of up to M, as given in

$$a_k(i+M+1) = a_k(i) + 2\beta \sum_{m=0}^{M-1} e(i+M-m) y(i+M-m-k)$$
 (7)

Computer simulations of this "block update" method show that it performs better than the standard LMS algorithm (i.e., M=1 case) with noise or speech signals.⁶ Many cancellers today avoid multiplication for the correlation function in (7), and instead use the signs of e(i) and y(i-k) to compute the coefficient updates. However, this "sign algorithm" approximation results in approximately a 50-percent decrease in convergence rate and an increase in

degradation of residual echo due to interfering near-end speech.

LINEAR

SIGNAL

The convergence properties of the algorithm are largely determined by the stepsize parameter β and the power of the far-end signal y(i). In general, making β larger speeds the convergence, while a smaller β reduces the asymptotic cancellation error.

It has been shown that the convergence time constant is inversely proportional to the power of y(i), and that the algorithm will converge very slowly for low-power signals. To remedy that situation, the loop gain is usually normalized by an estimate of that power, i.e.,

$$2\beta = 2\beta(i) = \frac{\beta_1}{P_{\mathbf{v}}(i)} \tag{8}$$

where β_1 is a compromise value of the stepsize constant and $P_y(i)$ is an estimate of the average power of y(i) at time i.

$$P_y(i) = (L_y(i))^2$$
 (9)

where L_v(i) is given by

$$L_{v}(i+1) = (1-\rho) L_{v}(i) + \rho |y(i)|$$
 (10)

The estimate $\rho_y(i)$ is used since the calculation of the exact average power is computation-expensive.

Near-End Speech Detector

When both near-end and far-end speakers are talking, the condition is termed "doubletalk." Since the error signal u(i) of Figure 2 contains a component of the near-end talker x(i) in addition to the residual echo-cancellation error, it is necessary to freeze the canceller adaptation during doubletalk in order to avoid divergence. Doubletalk status can be detected by a near- end speech detector operating on the near-end and far-end signals y(i) and s(i), respectively.

A commonly used algorithm by A. A. Geigel⁸ consists of declaring near-end speech whenever

$$|s(i)| = |x(i) + r(i)| \ge = \frac{1}{2} \max\{|y(i)|, |y(i-1)|, ..., |y(i-N)|\}$$

where N is the number of samples in the echo canceller transversal filter memory. It is necessary to compare s(i) with the recent past of the far-end signal rather than just y(i) because of the unknown delay in the echo path. The factor of one-half is based on the hypothesis that the echo-path loss through a hybrid is at least 6 dB. The algorithm in effect performs an instantaneous power comparison over a time window spanning the echo-path delay range.

A more robust version of this algorithm uses short-term power estimates, $\tilde{y}(i)$ and $\tilde{s}(i)$, for the power estimates of the recent past of the far-end receive signal y(i) and the nearend hybrid signal s(i), respectively. These estimates are computed recursively by the equations

$$\tilde{\mathbf{s}}(\mathbf{i}+1) = (1-\alpha)\,\,\tilde{\mathbf{s}}(\mathbf{i}) + \alpha|\mathbf{s}(\mathbf{i})| \tag{12}$$

$$\tilde{\mathbf{y}}(\mathbf{i}+\mathbf{1}) = (\mathbf{1}-\alpha) \ \tilde{\mathbf{y}}(\mathbf{i}) + \alpha |\mathbf{y}(\mathbf{i})| \tag{13}$$

where the filter gain $\alpha = 2^{-5}$. For this version of the algorithm, near-end speech is declared whenever

$$\tilde{s}(i) \ge \frac{1}{2} \max (\tilde{y}(i), \tilde{y}(i-1), ..., \tilde{y}(i-N))$$
 (14)

Since the near-end speech detector algorithm detects short-term power peaks, it is desirable to continue declaring near-end speech for some hangover time after initial detection.

Residual Echo Suppressor

Nonlinearities in the echo path of the telephone circuit and uncorrelated near-end speech limit the amount of achievable suppression in the circuit from 30 to 35 dB. Thus, there is no merit in achieving more than a certain degree of cancellation.

The use of a residual echo suppressor algorithm has been found to be subjectively desirable. During doubletalk, the residual suppressor must be disabled. A common

suppression control algorithm is to detect when the return signal power falls below a threshold based on the receive reference signal power. If the return signal consists only of residual echo and the canceller has properly converged, then the residual echo level will be below the threshold and the transmitted return signal will be set to zero.

The return signal power is estimated by the equation

$$L_{u}(i+1) = (1-\rho) L_{u}(i) + \rho |u(i)|$$
 (15)

The reference power estimate $L_y(i)$ is given by (10). Suppression is enabled on the transmitted signal u(i) (i.e.,u(i)=0) whenever $L_u(i)/L_y(i)<2^{-4}$. This corresponds to a suppression threshold of 24 dB.

IMPLEMENTATION OF A 128-TAP ECHO CANCELLER WITH THE TMS32020

The TMS32020 is ideally suited for the implementation of a single 128-tap digital voice echo canceller channel since it has the capability and features to implement all of the required functions with full precision. This section discusses an implementation approach that meets or exceeds the performance of currently available products and the requirements of the CCITT G.165 recommendations.³

Echo Canceller Performance Requirements

Echo cancellers have the following fundamental requirements:

- Rapid convergence when speech is incident in a new connection
- Low-returned echo level during singletalking (i.e., echo-return loss enhancement)
- 3. Slow divergence when there is no signal
- Rapid return of the echo level to residual if the echo path is interrupted
- 5. Little divergence during doubletalking

The CCITT recommendation G.165 specifies echo canceller performance requirements with band-limited white-noise (300 - 3400 Hz) test signals at the near-end and farend input signal ports. The test specifications of G.165 are summarized in Table 1.

Digital voice echo canceller products are typically designed to accommodate circuits with tail delays of 16 ms or more and circuits with echo-return loss levels greater than 3 dB to 6 dB. Typical digital voice echo canceller product specifications are summarized in Table 2.

Table 1. CCITT G.165 Performance Test Specifications

CCITT TEST	DESCRIPTION	PERFORMANCE REQUIREMENT
Final echo return loss (ERL) after convergence; singletalk mode	Input noise level: — 10 dbm0 to — 30 dbm0 Circuit ERL: 10 dB Steady-state residual echo level after convergence with no near-end signal	40 dbm0
2. Convergence rate; singletalk mode	Input noise level: -10 dbn 0 Combined echo loss after 500 ms from initialization with cleared register and with near-end signal set to zero at initialization time	≥27 dB
3. Leak rate	Degradation of residual echo after 2 minutes from time all signals are removed from fully converged canceller	≤10 dB
Infinite return loss convergence .	Input noise level: - 10 dbm0 to - 30 dbm0 Circuit ERL: 10 dB Returned echo level 500 ms after echo path is interrupted	– 40 dbm0

Table 2. Typical Echo Canceller Product Specifications

PARAMETER	SPECIFICATION
Maximum tail circuit length	16, 32, or 48 ms
2. Absolute delay	0.375 ms maximum
3. Minimum echo return loss	6 dB
4. Convergence	24 dB enhancement in
	250 ms
5. Residual echo level (– 30 to – 10 dbm0 receive level)	-40 dbm0 (suppressor disabled)
	- 65 dbm0 (suppressor enabled)
6. Speech detector threshold	6 dB below receive level
7. Speech detector hangover time	75 ms

Implementation Approach

In the implementation of the generic echo-cancelling algorithms discussed above, the coefficient update process dominates the computational requirement and efficiency of DSP realizations. The DSP efficiency and speed, in turn, determines the maximum number of echo canceller taps that can be achieved with the processor.

The block update approach of (7) with M=16 was chosen for the TMS32020 implementation because it takes advantage of the efficient multiply and accumulate capabilities of the processor. Using the block update approach, a full-performance 128-tap canceller can be realized with a small margin. During each sample period (125 μ s), 8 out of 128 coefficients are updated using correlation of the 16 past error and signal values.

Computer simulation studies were undertaken to verify the performance of the block update algorithm (M = 16) in comparison with the stochastic gradient algorithm (M = 1), taking into account the finite-precision and word-length limitations of the TMS32020. Figures 13 and 14 show the simulation results for three values of the compromize stepsize constant $\beta 1$, defined in (8). The curves represent the average of 600 samples for single convergence runs from a zero initial condition with white-noise input. The block update algorithm performs better than the stochastic gradient algorithm for all three values. For values of $\beta 1$ larger than 2^{-8} , the algorithm can become unstable. Therefore, for both practical and performance reasons, the value $\beta 1 = 2^{-10}$ was chosen for implementation.




Figure 13
Convergence Performance of the Block Update Algorithm
and Stochastic Gradient Algorithm




Figure 14
Convergence Performance of the Block Update Algorithm

In the TMS32020 implementation, it is convenient and desirable to normalize both the stepsize and the error variables u(i) by the square root of the power estimate $P_y(i)$, i.e., $L_y(i)$ of (9).

Normalizing u(i) and the stepsize separately enables the product term of (7) to be computed with single precision on the TMS32020 without significant loss of precision or overflow due to varying signal level.

Table 3 gives a description of the program variables together with their names and ranges, and summarizes the number formats chosen for the echo canceller implementation. One of the most important aspects of the implementation approach is the handling of the binary representation of the signal samples, algorithm variables, coefficients, and constant parameters for various stages of the processing. The notation (Q.F) is used to define the representation of either 16-bit numbers or 32-bit accumulator numbers, where F specifies the number of bits which are to the right of the implicit binary point. The assignments of Table 3 ensure that the algorithm can be executed on the TMS32020 with single-precision arithmetic and with no significant loss of precision.

Memory Requirements

The echo canceller algorithm requires the storage of both reference samples and variable coefficients in on-chip data RAM so that the required FIR and block update convolution can be performed efficiently using the RPTK and MACD instructions. Therefore, the coefficients a_k are stored in block B0, which is configured as program memory. The 16 normalized error samples for coefficient updating are also stored in B0. The 128 reference signal samples y(i) are stored in data RAM along with an additional 16 reference samples $y(1-129), \ldots, y(i-143)$, which are used in the update of coefficients a_{112}, \ldots, a_{127} . The echo canceller data memory locations are summarized in Table 4.

Software Logic and Flow

A flowchart of the TMS32020 program for a 128-tap digital voice echo canceller is shown in Figure 15.

In Table 5, the instruction cycle and memory requirements are listed for the various blocks of the program implementation. The blocks are listed in the order of execution.

Table 3. Algorithm Number Representation on the TMS32020

VARIABLE	DESCRIPTION	BINARY REPRESENTATION	RANGE
a ₀ , a ₁ ,,a ₁₂₇	Filter coefficients	(Q.15)	[-1, 1-2-15]
y(i), y(i – 1),,y(i – 143)	Reference samples	(Q.O)	[-2 ¹⁵ , 2 ¹⁵ -1]
s(i)	Near-end signal	(Q.0)	[-2 ¹⁵ , 2 ¹⁵ -1]
r(i)	Echo estimate	(Q.0)	$\left[-2^{15}, 2^{15}-1\right]$
L _y (i)	Average absolute value of y(k)	(Q.O)	[0,2 ¹⁵ -1]
L _y (i) - 1		(Q.15)	$\left[-1, 1-2^{-15}\right]$
u(i)	Near-end signal minus echo estimate s(k) - r(k)	(0.0)	$\left[-2^{15}, 2^{15}-1\right]$
un(i),,un(i – 15)	Normalized outputs $un(i) = u(i) \times L_{\gamma}(i)^{-1}$	(Q.15)	[-1, 1-2 ⁻¹⁵]
s̃(i)	Short-time average of 2 × s(i)	(0.0)	[0,2 ¹⁵ -1]
ŷ(i)	Short-time average of [y(i)]	(Q.0)	[0,2 ¹⁵ -1]

Table 4. Echo Canceller Data Memory Locations

VARIABLE	SYMBOL	LOCATION	REMARK
a ₀ ,,a ₁₂₇	A0,,A127	Block B0 767,766,,640	A0 is in higher address
y(k),,y(k) – 143)	Y0,,Y143	Block B1 768,769,,911	Y128,,Y143 required for block update
un(k,,un(k – 15)	UNO,,UN15	Block B0 512,,527	




Table 5. Program Module Requirements

STEP	MODULE FUNCTION	CODE LISTING PAGE	DESCRIPTION	CPU CYCLES	PROGRAM MEMORY LOCATIONS	DATA* MEMORY LOCATIONS
1.	Cycle Start Routine	7	μ -law to linear conversions; take absolute value of inputs and high-pan filter s(i).	32	28	11
2.	Echo Estimation Routine	9	FIR convolution of reference samples and filter coefficients to get echo replica r(i).	156	14	258
3.	Compute Output	9	u(i) = s(i) - r(i) Store u)i).	6	6	2
4.	Residual Output Suppression Routine	10	If output power below threshold, set u(i) = 0.	12	15	4
5.	Linear to µ-law Compression Routine	11	Convert u(i) to μ-law.	26	35	4
6.	Power Estimation Routine	13	Estimate short-term power of u(i) and y(i).	28	14	6
7.	Output Normalization	14	Comput $u_n(i) = \frac{u(i)}{y(i)}$ and clip it.	28	25	19
8.	Near-end Speech Detection	16	Perform maximum test for near-end speech.	54	74	16
9.	Coefficient Increment Update Routine	20	If no near-end speech, compute increments for coefficient group.	183	63	26
10.	Coefficient Update Routine	23	Add increments to coefficient group.	43	43	2
11.	Cycle End Routine	25	Wait for interrupt.	1	3	0
12.	Receive Interrupt Service Routine	25	Save status and read input sample.	2 × 14	14	3
13.	Transmit Interrupt Service Routine	25	Branch to start.	2	2	o
14.	Interrupt Branches	3		12	6	0
15.	Processor Initialization * *	4	Clear memory, initialize status and set parameters.	86 **	86	0
16.	μ-law to Linear Conversion Table*	26		0	256	0
Total				614	676	351

^{*}Locations are entered only for the routine that uses them first.

^{**}Not in main cycle; CPU cycles not counted in total.

The program loop is executed once per I/O data sample period of $125~\mu s$. The program loop is interrupt-driven from the output data sample mark of a T1 frame. Depending on the near-end speech detector/hangover status, the coefficient update computation module may be skipped. An input data sample interrupt mark occurs during the program loop at a time dependent on the channel location within the T1 frame. In response to the interrupt, the main program execution is interrupted and saved until the new input samples have been read into memory. At the end of each program loop, the processor waits for the next output sample interrupt.

In the following subsections, the implementation of each major block is described in detail. Each variable used in an equation is referred to by its name in the program enclosed in parentheses.

Cycle Start Routine

The voice echo canceller program has been implemented with either μ -law or A-law conversion routines as a program option.

The μ -law (or A-law) to linear input conversion routine is implemented by table lookup in order to minimize the number of instructions. The 256 14-bit two's-complement number corresponding to the 256 possible 8-bit μ -law numbers are stored in program memory. The 8 bits of the μ -law number specify the relative address of the corresponding linear number in the table, which is added to the first address in the table to form the absolute program memory address for the linear number. The TBLR instruction is then used to move the number from program to data memory.

In the cycle start routine, the μ -law input reference sample is read from memory location DRR2 and converted to its linear representation y(i) (Y0). Its absolute value is also stored in location ABSY0. The near-end input sample is then read and converted to a linear representation sdc(i) (S0DC). The sample s(i) is next put through a highpass filter to remove any residual dc offset. The highpass filter is a first-order filter with a 3 – dB frequency at 160 Hz. Its output s(i) (S0) is given by

$$s(i+1) = (1-\gamma) s(i) + \frac{1}{2} (1-\gamma) (sdc(i) - sdc(i-1))$$

where $\gamma = 2-3$. (16)

Note that the filter implementation requires doubleprecision arithmetic, with S0 denoting the MSBs of s(i) and S0LSBS its LSBs.

Echo Estimation

The echo estimate $\hat{f}(i)$ (EEST) is formed by convolving the tap weight coefficients $a_0, ..., a_{127}$ (A0, ..., A127) with the 128 most recent reference samples y(i), ..., y(i-127) (Y0, ..., Y127).

$$\hat{\mathbf{r}}(i) = \sum_{k=0}^{127} \mathbf{a}_k \ \mathbf{y}(i-k)$$
 (17)

This operation is most efficiently implemented on the TMS32020 using the RPTK and MACD instruction. The samples y(i)..., y(i-127) are stored in block B1 of data memory while a₀,..., a₁₂₇ are stored in block B0 configured as program memory. Since the MACD instruction also performs a data move.

$$y(i-k+1) \rightarrow y(i-k)$$
 for $k = 1,...,128$ (18)

no data shifting is required for the computation of the next echo estimate.

The block update routine used for the coefficient adaptation requires the storage of y(i-128), ..., y(i-143) (Y128, ..., Y143) in addition to the most recent 128 samples used in the convolution. Since these samples are not used in the convolution, they are updated using the RPTK and DMOV instructions.

$$y(i-k+1) \rightarrow y(i-k)$$
 for $k = 129,...,143$ (19)

The tap weight coefficients $a_0, ..., a_{127}$ are initially set to zero, and are adjusted by the algorithm to converge to the impulse response of the echo path $h_0, ..., h_{127}$.

$$a_k(i) \to h_k \text{ for } k = 0,...,127$$
 (20)

The $|h_k| < 1, \forall k$, because the power gain of the echo path is smaller than unity. The binary representation for the a_k 's was chosen to be of the form (Q.15) with 15 bits after the binary points. This format represents a number between -1 and $(1-2^{-15})$. The reference samples and the echo estimate are represented as 16-bit two's-complement integers (no binary point). The 32-bit result of the convolution is therefore of the form (Q.15), and the 16 bits of the echo estimate are the MSB of accumulator low (ACCL) and the 15 LSBs of accumulator high (ACCH). One left shift of the accumulator is required before ACCH is stored in EEST.

Residual Error Suppression

The residual cancellation error is set to zero (or suppressed) whenever the ratio of a long-time average of the absolute value of the output (ABSOUT) to a long-time average of the absolute value of the reference signal (ABSY) is smaller than a fixed threshold. The two long-time averages are updated subsequently in the program as described below. The suppression is, of course, disabled when a near-end speech signal is present (HCNTR > 0). The suppression threshold is set at 1/16 or -24 dB.

Linear to μ-Law (A-Law) Conversion

The linear to μ -law (A-law) conversion routine is an efficient adaptation to the TMS32020 of the conversion routine written for the TMS32010 and described in the application report, "Companding Routines for the TMS32010."9

Signal and Output Power Estimation

An estimate of the long-time average of |u(i)| is required by the residual error suppression routine. This estimate $L_u(i)$ (ABSOUT) is obtained by lowpass filtering |u(i)| (ABSU0) using the following infinite impulse response (IIR) filter:

$$L_{u}(i+1) = (1-\alpha) L_{u}(i) + \alpha |u(i)|$$
 (21)

where $\alpha = 2^{-7}$. In terms of the program variables, the IIR filter is given by

ABSOUT =
$$2^{-16}$$
 (2^{16} × ABSOUT - 2^9
× ABSOUT + 2^9 × ABSU0) (22)

Similarly, the estimate $L_y(i)$ (ABSY) of the long-term average of y(i) (ABSY0) is the output of an IIR filter with the same α , but differs from the above filter by the addition of a cutoff term that prevents the estimate from taking values smaller than a desired level.

ABSY =
$$2^{-16}$$
 (2^{16} × ABSY - 2^{9} × ABSY + 2^{9}
× ABSY0 + 2^{9} × CUTOFF) (23)

This insures that ABSY \geq CUTOFF even if ABSY0 is zero for a long time.

Since $L_y(i)$ is used to normalize the algorithm stepsize, this feature is important in order to prevent excessively large stepsizes when the far-end talker is silent.

The stepsize is normalized according to

$$2\beta(i) = \frac{\beta_1}{L_v^2(i)} \tag{24}$$

In order to avoid double-precision arithmetic, this normalization is carried out in two stages (as described in the subsection on coefficient adaptation). Each of the stages requires a division by $L_y(i)$. It is more efficient to compute $L_y(i)^{-1}$ (IABSY) and replace the divisions by two multiplications.

Since ABSY is a positive integer, taking its inverse consists simply of repeating the SUBC instruction. IABSY is a positive fractional number of the form (Q.15), taking values between 0 and $1-2^{-15}$.

Output Normalization

The normalized output $u_n(i)$ (UN0) is defined as $\mu(i)/L_y(i)$ and replaces the actual error in the coefficient update routine for finite-precision considerations, described in the subsection on coefficient adaptation. In the absence of near-end speech, $u_n(i)$ is equal to a normalized cancellation error and is used in the coefficient update. In the presence of near-end speech, no coefficient update is carried out, and the normalized outputs are not used.

The block update approach requires the storage of the 16 most recent normalized outputs $u_n(i), ..., u_n(i-15)$ (UN0,..., UN15). In a given program

cycle, only $u_n(i)$ is computed and stored, while $u_n(i-1), \ldots, u_n(i-15)$ computed in previous program cycles are only updated using the DMOV instruction.

$$u_n(i-k+1) \rightarrow u_n(i-k)$$
 for $k = 1,...,14$ (25)

In the absence of near-end speech, the normalized output should be a number smaller than one, which is represented as a (Q.15) fraction. To insure that the representation is adequate even in the presence of a near-end signal, the normalized output is clipped at +1 or -1, i.e.,

if
$$u_n(i) > 1.0$$
, then $u_n(i) = 1.0$ (26)

if
$$u_n(i) < -1.0$$
, then $u_n(i) = -1.0$

Near-End Speech Detection

Near-end speech is declared if

$$\tilde{s}(i) \ge \max \left(\tilde{y}(i), \tilde{y}(i-1), ..., \tilde{y}(i-127-h(i)) \right)$$
 (27)

where $\tilde{s}(i)$ (ABSS0F) is the output of a lowpass filter with input $2 \times |s(i)|$ (ABSS0). The variable $\tilde{y}(i)$ is a lowpass filtered version of |y(i)|, and h(i) (H) a modulo-16 counter. The lowpass filters are IIR filters with short-time constants,

$$s(i+1) = (1-\alpha) s(i) + \alpha \times 2 \times |s(i)|$$
 (28)

$$y(i+1) = (1-\alpha) y(i) + \alpha \times |y(i)|$$
 (29)

where $\alpha = 2^{-5}$.

The counter h(i) is incremented by one for every input sample. The routines maintain nine partial maxima m0, m1,..., m8 (M₀, M₁, ..., M₈), defined at time i = 16m + h(i) by

$$m_{0}(i) = \max \left((\tilde{y}(i),...,\tilde{y}(i-h(i)+1) \right)$$

$$m_{1}(i) = \max \left((\tilde{y}(i-h),...,\tilde{y}(i-h(i)-15) \right)$$

$$\vdots$$
(30)

$$m_8(i) \ = \ max \ \left(\tilde{y}(i-h-112), ..., \tilde{y}(i-h(i) \ - \ 127) \right)$$

Figure 16 illustrates how the partial maxima are maintained.

The condition for near-end speech declaration is then equivalent to

$$\tilde{s}(i) \ge \max(m_0, ..., m_g) \tag{31}$$

The partial maxima are updated according to the following recursions:

if
$$h = 0$$
, then $m_0(i) = \bar{y}(i+1)$
and $m_j(i) = m_{j-1}(i)$
where $j = 1,...,8$ (32)

$$\underbrace{\widetilde{y}(i).\widetilde{y}(i-1).\widetilde{y}(i-2)}_{m_0} \qquad \underbrace{\widetilde{y}(i-3),...,\widetilde{y}(i-18)}_{m_1} \qquad ... \qquad \underbrace{\widetilde{y}(i-114),...,\widetilde{y}(i-129)}_{m_8}$$
 at time i, (h = 2)

$$\underbrace{\widetilde{y}(i+1),....\widetilde{y}(i-2)}_{m_0} | \underbrace{\widetilde{y}(i-3),...,\widetilde{y}(i-18)}_{m_1} | ... | \underbrace{\widetilde{y}(i-114),....\widetilde{y}(i-129)}_{m_8},$$
at time i + 1, (h = 3)

Figure 16. Partial Maxima for Near-End Speech Detection

and

$$\begin{array}{ll} \text{if } 0 < h \leq 15, & \text{then } m_0(i+1) = \max \; (m_0(i), \tilde{y}(i+1)) \\ & \text{and } m_j(i+1) = m_j(i) \\ & \text{where } j = 1, \dots, 8 \end{array}$$

If near-end speech is declared, a hangover counter (HCNTR) is set equal to a hangover time (HANGT), which was chosen to be 600 samples or 75 ms. If no near-end speech is declared, then the hangover counter is decremented by one, unless it is zero. If the hangover counter is larger than zero, then the coefficient update routine is skipped. Moreover, if the reference signal power estimate $L_y(i)$ is smaller or equal to the cutoff value of $-48~\mathrm{dB}$, then adaptation is also disabled to avoid divergence during long silences of the farend talker.

Coefficient Adaptation

The 128 coefficients of the transversal filter are divided into 16 groups of 8 coefficients each, as shown in Table 6.

Table 6. The Coefficient Groups

COEFFICIENTS
a ₀ ,a ₁₆ ,a ₃₂ ,,a ₁₁₂
81,817,833,,8113
a _{15,} a ₃₁ ,a ₄₇ ,,a ₁₂₇

The coefficients in only one of the groups are updated in a given program cycle, while the other coefficients are not modified. A modulo-16 counter h(i) (H) points to the index of the group to be updated, and is incremented by one during every program cycle.

The update equation is repeated here for ease of reference.

$$a_k(i+1) = a_k(i) + \frac{\beta_1}{(L_y(i))^2} \sum_{m=0}^{15} e(i-m) y(i-k-m)$$
(34)

for k = h, h + 16, ..., h + 112, where h is the value of the counter and goes from 0 to 15. The error terms e(i - m) (m = 0, ..., 15) are the most recent cancellation errors. In this case, the errors are equal to the 15 most recent canceller outputs u(i), ..., u(i - 15) since the adaptation is carried out only in the absence of a near-end signal.

For finite-precision considerations, the actual implementation of the update equation by the routine is carried out in the following two main steps:

1. Compute eight partial updates:

$$\gamma_{k}(i) = \sum_{m=k}^{k+15} \frac{u(i-m)}{L_{y}(i)} y(i-k-m)$$
 (35)

where
$$k = h, h + 16, ..., h + 112$$
.

The normalized outputs $u_n(i), ..., u_n(i-15)$ have already been computed and stored.

2. Update the coefficients:

$$a_k(i+1) = a_k(i) + (2^4 \times (L_y(i)^{-1} \times 2^G) \times \gamma_k(i)) 2^{-16}$$
(36)

where G (GAIN) is a program parameter that determines the stepsize of the algorithm and has the value 0, 1, 3, ..., 15.

The partial updates $\gamma_k(i)$ are computed using the MAC instruction in repeat mode. The result is rounded and stored in temporary locations INC0, ..., INC0 + 7 in block B1.

For the second step of the update, $L_y(i)^{-1}$ (IABSY) is first loaded in the T register with a left shift of G (GAIN). It is then multiplied by each of the $\gamma_k(i)$'s. SPM is set to 2 to implement the 2^4 multiplication by shifting the P register four positions to the right before adding it to the accumulator (APAC).

Interrupt Service Routines

At the end of the cycle, the program becomes idle until a receive interrupt occurs followed by a transmit interrupt that sends it back to the beginning of the cycle. The transmit interrupt routine simply enables interrupts and branches back to the start. The receive interrupt must store the status register ST0 and the accumulator, then read the received sample from DRR, zero its eight most significant bits, and store it in DRR1. It restores the accumulator and status register ST0 before returning to the main program.

External Processor Hardware Requirements

Very little external hardware is required to implement a complete single-channel 128-tap echo canceller with the TMS32020. In addition to the processor, only two external 1K x 8 PROMs and some system-dependent interface logic are required. A typical interface circuit for the demonstration system is shown in Appendix A.

The TMS32020 serial I/O ports allow direct interfacing of the echo canceller to a digital T1 carrier data stream.

Three I/O functions must be performed during each T1 frame (125 μ s). The far-end and the near-end signals must be read in, and the processed near-end signal must be written out. To perform these functions, a timing circuit must extract the T1 clock and the T1 frame marks for each direction of transmission. The timing circuit uses the frame mark to generate a channel mark that selects the desired channel out of the 24 present in the T1 frame. The channel mark goes to a high level during the clock cycle, immediately preceding the eight serial bits of the desired sample.

The T1 clock, channel mark, and serial data signals are directly input into the TMS32020 serial clock (CLKR), serial input control (FSR), and serial input port (DR), respectively. Because data is read in from two directions of transmission, a triple two-to-one multiplexer (e.g., SN74LS157) is required to select one of the two sets of T1 signals to be input into the TMS32020. During each T1 frame, the multiplexer alternates once between each direction of transmission, under the control of the timing circuit.

Since data is written out in only one direction, the TMS32020 serial output port (DX) is directly tied to the outgoing T1 data line. The serial output clock (CLKX) and the serial output control (FSX) signals are the same as the near-end direction-of-transmission CLKR and FSR signals. If the far-end T1 channel-frame location overlaps the near-end T1 channel location in time, it is necessary to delay each far-end sample external to the TMS32020 to permit it to be read following the sample from the near-end direction. This requires an eight-bit serial shift register and some additional timing circuits.

Description of a Single-Channel Demonstration System

The demonstration system has been constructed in order to verify the TMS32020 implementation. Two photographs and a block diagram of the demonstration system are provided.

Figure 17 is a photograph of the front panel of the demonstration system, and Figure 18 is a closeup photograph of the single-channel echo canceller module.




Figure 17. Front Panel of the Echo Canceller Demonstration System




Figure 18. Single-Channel Echo Canceller Module

As shown in the block diagram of Figure 19, the demonstration system models two end offices, a delay due to a satellite link, a delay due to a terrestrial link, a typical end-loop line response, and the echo canceller. A phone is connected via a two-wire interface to each end of the path. The two-wire interfaces are converted to four-wire in electronic hybrids. The hybrids also provide the required battery voltage to power the phones. The near-end two-wire line has a series-passive line simulator. The associated hybrid has an adjustable termination to allow a variable amount of hybrid mismatch, and therefore a variable amount of near-end echo response.

At each end, the four-wire analog signal is converted to and from PCM μ -law digital representation by a codec. The PCM signaling is done in a T1 format, with appropriate timing provided by a central timing generator. Variable delay is provided in the near-end and far-end path by digital

memories. The TMS32020 echo canceller is situated in the middle of the path, with signal processing done on the nearend to far-end direction of transmission. The other direction is used as the reference signal. All the TMS32020 signal I/O is performed using the T1 format. A display of the processed signal is used as an indicator of echo suppression in the absence of near-end signal. To aid the testing of the echo canceller, the far-end phone can be switched out and a noise generator switched in as a source of far-end signal.

The performance of the TMS32020 echo canceller was measured for white-noise input, as suggested in the CCITT G.165 recommendation. The measurement results are summarized in Table 7 and show that the TMS32020 echo canceller performance exceeds the CCITT requirements in all the tests described. The subjective performance on speech was also found to be very good in both singletalk and doubletalk modes, with no audible distortion of the signal.




Figure 19. Block Diagram of Echo Canceller Demonstration System

TEST DESCRIPTION	CCITT G.165 PERFORMANCE REQUIREMENT	TMS32020 ECHO- CANCELLER PERFORMANCE
Final echo return loss after convergence; singletalk mode	- 40 dbm0	< -48 dbm0
Convergence ráte; singletalk mode	≥ 27 dB	> 38 dB
3. Leak rate	≤ 10 dB	≈ 0 dB
4. Infinite return loss convergence	- 40 dbm0	< -48 dbm0

Table 7. TMS32020 Echo Canceller Performance

CONCLUSION

The development of novel variations of the generic least-mean-squared (LMS) echo cancelling algorithm and the near-end speech and residual suppression control algorithms has resulted in the implementation of a complete 128-tap single-channel echo canceller on a single TMS32020 programmable Digital Signal Processor. The echo canceller performance exceeds all requirements of the CCITT G.165 recommendations and the performance of similar currently available products. The only external hardware required are two program PROMs and a serial data multiplexer. A direct T1-rate serial interface is available to minimize component count in four-wire VF and T1 carrier configurations.

The single-channel TMS32020 echo canceller program provides a high-performance building block for low-cost systems, which can be tailored to a wide variety of system applications. Programmability offers the flexibility to implement custom requirements, such as cascaded sections for longer tail delay range, short-range multichannel versions, or other special-purpose functions.

The echo canceller application illustrates the power and versatility of the TMS32020 single-chip programmable signal processor. Applications of this technology can be expected to benefit many other complex signal processing tasks in communications products, including voiceband data modems, voice codecs, digital subscriber transceivers, and TDM/FDM transmultiplexers.

ACKNOWLEDGEMENTS

Texas Instruments and Teknekron Communications Systems wish to acknowledge the fine work done by the Teknekron project team comprised of Dr. David Messerschmitt, Dr. David Hedberg, Mr. Christopher Cole, Dr. Amine Haoui, and Mr. Peter Winship. Special appreciation is extended to Peter Winship for his excellent work in the design and construction of the prototype demonstration system and to James Hesson for his helpful

suggestions on the interleaved, coefficient update technique.

Further information about the echo canceller applications may be obtained by contacting Texas Instruments or Teknekron Communications Systems, 2121 Allston Way, Berkeley, CA 94704, (415) 548-4100.


Note that Texas Instruments does not warrant or guarantee the applicability of this application report to any particular design or customer use.

REFERENCES

- M.L. Honig and D.G. Messerschmitt, Adaptive Filters, Kluwer Academic Publishers (1984).
- D.L. Duttweiler and Y.S. Chen, "A Single-Chip VLSI Echo Canceller," *Bell System Technical Journal*, Vol 59, No. 2, 149 (February 1980).
- 3. "Recommendation G.165, Echo Cancellers," *CCITT*, Geneva (1980).
- H.R. Huntley, "Transmission Design of Intertoll Telephone Trunks," *Bell System Technical Journal*, Vol 32, No. 5, 1019-36 (September 1953).
- J.C. Bellamy, Digital Telephony, Wiley & Sons (1982).
- M.J. Gingell, B.G. Hay, and L.D. Humphrey, "A Block Mode Update Echo Canceller Using Custom LSI," GLOBECOM Conference Record, Vol 3, 1394-97 (November 1983).
- D.G. Messerschmitt, "Echo Cancellation in Speech and Data Transmission," *IEEE Journal on Selected Topics in Communications*, SAC-2, No. 2, 283-303 (March 1984).
- D.L. Duttweiler, "A Twelve-Channel Digital Voice Echo Canceller," *IEEE Transactions on Communications*, COM-26, No. 5, 647-53 (May 1978).
- L. Pagnucco and C. Ershine, "Companding Routines for the TMS32010/TMS32020," Digital Signal Processing Applications with the TMS320 Family, Texas Instruments (1986).

APPENDIX A

HARDWARE SCHEMATIC OF THE SINGLE-CHANNEL DEMONSTRATION PROCESSOR



APPENDIX B SOURCE CODE LISTING

10059 1006	TEMPORARY STORAGE LOCATION ECHO ESTIMATE OUTPUT ESTIMATE	RESIDUAL OUTBUT SPRS THRESHOLD HOLDS 1	* Y142 DATA MEM ADRS * NEAR-END SAMPLE #585		* INPUT NEAK-END SAMPLE (K=1)	ALLOCATION	* PAGE 4 DATA NEM ADRS * PAGE 4 PROG NEM ADRS	* NORMALIZED OUTPUT (K=0) * NORMALIZED OUTPUT (K=15)	/ ALLOCATION	* PAGE 5 DATA MEM ADRS * PAGE 5 PROG MEM ADRS	* FIR FILTER COEFFICIENT (K=127) * FIR FILTER COEFFICIENT (K=0)	DATA MEMORY ALLOCATION	* PAGE 6 DATA MEM ADRS	* REFERENCE SAMPLE (K=0) * REFERENCE SAMPLE (K=127)	Y ALLOCATION	* PAGE 7 DATA MEM ADRS	* REFERENCE SAMPLE (K*128) * REFERENCE SAMPLE (K*143)	* TEMPORARY STORAGE LOCATION 3	. COPY OF UND FROM PAGE 4
00599 0000 0059 1EHP2 0059 0059 0059 0059 0059 0059 0059 005	105 107 108	109	111		112	4 DAIA MEMORY	512 65280	0	S DATA MEMORY ALLOCATION	640 65408	0 127	9	768	127	7 DATA MEMORY	968	0 15	91	17
00000 00000 00000 00000 00000 00000 0000					9	PAGE	6 6 6	£00	PAGE	500 E00	505	PAGE	500	500	PAGE	EQU	E00	EQU	EQU
(105) (100)	EEST OUTPUT	THRES	ADY 142 S0	SOLSBE	2100		P40M P4PM	UN0 UN15		P50M	A127 A0		₩09н	70 7127		P70M	Y128 Y143	TEMP3	CUND
1055 1055	00068 00068	0060 006E	006F	0071	0073		0200 FF 00	0000 000F		0280 FF80	0000 007F		0300	0000 007F		0380	0000 0000	0010	0011
	128-TAP ECHO-CANCELLER PROGRAM	(C) COPYRIGHT TEXAS INSTRUMENTS INC., 1985	107 'EC128'	ALGORITHM CONSTANTS	# # :	EQU 9 * LPF LONG TAU = 16 MSECS * = 125 USECS * 2**(16-LTAU) EQU 11 * LPF SHORT TAU = 4 MSECS	13	EQU >800	EQU 600 **	EQU >21 . UF	PAGE 0 DATA MEMORY ALLOCATION	•	SEGN	υ.Α.τυ * *	* STORAGE * STORAGE * STORAGE	EQU 99 * STORAGE	EQU 101	0.00	£0.7
	:28-TAP ECHO-CANCELLER PROGRAM	(C) COPYRIGHT TEXAS INSTRUMENTS INC., 1985	1DT 'EC128'	• ALGORITHM CONSTANTS	E EQU 3		EQU 13	EQU >800	** 600 .**	* * *	PAGE 0 DATA MEHORY ALLOCATION	• 0 0 EQU	EQU 0	EQU 5	EQU 97 * STORAGE EQU 97 * STORAGE EQU 98 * STORAGE	# EQU 99 * STORAGE	R EQU 101	EQU 104	£07

化化苯甲甲基苯甲甲基苯甲苯甲基苯甲基甲基苯甲基甲基苯苯甲基甲基甲基苯苯基苯基甲	UTINE			INTIALIZE SIG AND STI	0010 1110 0000 0000 IN BINARY	ST0		OVERFLOW SATURATION			OOI OIII IIII IOOO IN BINAKI	STI		DAR, DXR TO 8 BITS	SIGN EXTENSION ON	TC FLAG BIT RESET	AND 1 -> ARP			. LOWEST PAGE 0 LOCATION -> ARI				0 :	CINT, RINT	DISBALE TINT, INTO, INTI, INT2	MU-LAW FFFF * LINEAR 0			
	PROCESSOR INITIALIZATION ROUTINE	************		* INTIALIZE	* 0010 1110	* DATA FOR		HIND A			110 0100	* DATA FOR	Md <- 0 *	• 1 -> F0		21 ^ 0 ·				* LOWEST PA		. 0 -> ACC		* ZERO PAGE	* ENABLE XINT, RINT	* DISBALE 1	* MU-LAW FP	•		
	PROCESSOR IN	**********	40	? .	>2E00	TEMP1	TEMPI)2/F8	TEMP1	TEMP1						NITIALIZE PAGE 0	4P.144			31	<i>:</i>	>0030	I MR)FFFF	DXR	DRR1	DRR2
		****	O O	ď	¥	SACL	LST			:	LALK	SACL	LSTI						AITIN	Apk.		ZAC	RPTK	SACL	LALK	SACL	LALK	SACL	SACL	SACL
		. :		1																						-				
0170	72	e e		0028	9 0029	002A 1 002B	2 002C 3 002C	4 R	900	6 00ZD	88	0 002F	2 0030	24	ត ក	5	2 2 3 2 3 3 3	00 0031 01	3 2	4 0031		07 0032 08 0033						0039 7 003A	8 0038 9 0038	003C
5 6	55	0173	0175	0177	0179		0182	810		0188	87.0	0100			610	6	0199	0.0	0202	020	050	200	200	65	021		0215	021	002	0220
_	-		ક્	45		COUNTER RESET VALUE COUNTER		2*;S0;	000 H	OUTPUT! LSBS													200		021		021 021	021	GO TO RXRT	
1 SATEBATION 1	-	* AO DATA MEM ADRS 017	ક્	45	MODULO 16 COUNTER 0177			2*;S0;	000 H	1585		* LONG TAU LPF :YO; MSBS 019		* SHORT TAU LPF 'YO! O'D'A'E DIS		* LOCAL MAXIMA (K=8)		• UPDATE INCREMENT (K=/) 020	* A127 PROG MEM ADRS	* UND PROG MEM ADRS					021	. ON HARDWARE RESET GO TO INIT	021 021 021	021	TO RXRT	022 022 022 022
* HOLDS 1	יייייייייייייייייייייייייייייייייייייי	* AO DATA MEN ADRS * Y! DATA MEN ADRS	ક્	* UNIA DATA MEN ADRS		COUNTER RESET VALUE COUNTER		* SHORT TAU LPF 2* SO	000 H	LONG TAU LPF (OUTPUT) 1383 LONG TAU LPF (OUTPUT) 1585	· 'YO.	* LONG TAU LPF (YO) MSBS		* ABST CUIOFF LVL FUR NO OPUALE * SHORT TAU LPF ; Y0;	* LOCAL MAXIMA (K=D)			· UPDATE INCREMENT (K=/)	A127 PROG HEM ADRS	* UND PROG MEM ADRS			INTERRUPT BRANCHES		0 0210			26 021	GO TO RXRT	
_	יייייייייייייייייייייייייייייייייייייי	20 * AO DATA MEM ADRS	EQU 22 * INCO DATA HEM ADRS	EQU 24 "UNIA DATA MEN ADRS	. MODULO 16 COUNTER	 MANG OVER COUNTER RESET VALUE MANG OVER COUNTER 	£QU 99 * SO;	EQU 100 * SHORT TAU LPF 2* SQ!	EQU 101 * OUTPUT	EQU 103 - LONG TAU LPF (OUTPUT) LSBS	104 • 170;	EQU 105 • LONG TAU LPF (YO) MSBS	# 1/ABS	EQU 109 * SHORT TAU LPF ; Y0;	TO THE CHAPTER (K=0)	* LOCAL MAXIMA (K=8)	* UPDATE INCREMENT (K=0)	127 • UPDATE INCHEMENT (K=/)	EQU PSPM+A127 * A127 PROG MEM ADRS	EQU P4PM+UND * UND PROG MEM ADRS					AORG 0 0210	. ON HARDWARE RESET GO TO INIT			. ON RINT GO TO RXRT	. ON TINT GO TO TXRT
18 • HOLDS 1	במס כאומעוומע ה	20 * AO DATA MEM ADRS	10 EQU 22 * INCO DATA MEN ADRS	14 EQU 24 * UNIA DATA MEN ADRS	96 * MODULO 16 COUNTER	97 • HANG OVER COUNTER RESET VALUE 98 • HANG OVER COUNTER	1051 • 66	EQU 100 * SHORT TAU LPF 2* SQ!	101 * (OUTPUT)	EQU 103 - LONG TAU LPF (OUTPUT) LSBS	EQU 104 • ;Y0;	105 • LONG TAU LPF (YO) MSBS	# 1/ABS	108 * ABST CUIOFF LVL FOR NO OPDATE 109 * SHORT TAU LPF (YO)	FOLL 110 * LOCAL MAXIMA (K=0)	118 * LOCAL MAXIMA (K=8)	120 * UPDATE INCREMENT (K=0)	EQU 127 * UPDATE INCREMENT (K=7)	P5PM+A127 * A127 PROG MEM ADRS	EQU P4PM+UND * UND PROG MEM ADRS		170 — 1999年日中国中国国际市场中国国际中央国际中央国际的政策中央中央中央国际的政策中国国际国际国际国际国际国际国际国际国际国际国际国际国际国际国际国际国际国际国			0	INIT . ON HARDWARE RESET GO TO INIT		26	RXRT . ON RINT GO TO RXRT	TXRT . ON TINT GO TO TXRT

EC128

0239 0241 0241 0242 0244 0245

0247 0248 0250 0251 0253 0253 0254 0255 0256 0260 0260 0260

0227 0228 0229

EC128

0230 0231 0232 0233 0234 0235 0236 0237 0238 PSDM+A0

۲¥۲

SSEMBLER PC 1.0 85.157 14:10:03 11-19-85 PAGE 0008	S1DC * 2**16 -> ACC	SIDC, HTAU-1 * ACC + SIDC * 2**HTAU-1 -> ACC	SOLSBS * LOW ACC -> SOLSBS	SO * HIGH ACC -> SO (MSBS)	SODC -> SLDC	COMPUTE ABSOLUTE VALUE OF SO		7	ABSSO * 150; -> ABSSO ON PAGE 7																
MACRO	SUBH	ADD	SACL	SACH	0110	COMPUTE	ABS	LDPK	SACH																
EC128 32020 FANILY MACRO ASSEMBLER		0365 0092 0366 0092 0C73	0367 0093 0368 0093 6071	0369 0094 6870	0371 0095 0372 0095 5672 0373 0096	0374	0377 0096 0378 0096 CE18	0379 0097 0380 0097 C807	0381 0098 0382 0098 6863																
PC 1.0 85.157 14:10:03 11-19-85 PAGE 0007		OUT! NE	医医检查检查检查检查检查检查检查检查检查检查检查检查检查检查检查检查检查检查检		CONVERT MU-LAW INPUT REFERENCE SAMPLE TO LINEAR (YO)	* MU-LAW Y(0) -> ACC	* ADD MU-LAW TABLE BASE ADDRESS		* LINEAR Y(0) -> Y0	E OF YO	• Y0 -> ACC			* (YO! -> ABSYO ON PAGE 7		CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (SODC)	* MU-LAW S(0)DC -> ACC	* ADD MU-LAW TABLE BASE ADDRESS	* LINEAR S(0)DC -> SODC	COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (SO)	* SOLSBS -> LOW ACC	. SO (MSBS) -> HIGH ACC	* ACC - S0 * 2**HTAU -> ACC	* ACC + SODC * 2**16 -> ACC	. ACC - SODC * 2**HTAU-1 -> ACC
32020 FAHILY MACRO ASSEMBLER PC	**********	CYCLE START ROUTINE	******	0	HU-LAW INPUT	DRR2	BADDR	9	70	COMPUTE ABSOLUTE VALUE OF YO	40		,	ABSYO	0	HU-LAW NEAR I	DRR1	BADDR	Sobc	HIGH PASS FIL	501.585	so	SO, HTAU	SODC	SODC, HTAU-1
' MACRO !				-DPX	CONVERT	ZALS	V	Y-OD-	TBLR	COMPUTE	LAC	ABS	LOPK	SACL	LDPK	CONVERT	ZALS	ADD	TBLR	COMPUTE	ZALS	ADDH	SUB	ADDH	SUB
320 FAMILY			:	TART			₩.	4	0	• • •		60	7	60	•			so.	24		_	ę.	٥	2	'n
EC128 320	0306	0308	0310 0311 007F	0312 007F C800	0314	0317 0080 0318 0080 4161	0319 0081 0320 0081 0065	0322 0082 C806	0324 0083 5800	0326	0329 0084 0330 0084 2000	0331 0085 0332 0085 CE16	0334 0086 C807	0335 0087 6068	0338 0088 C800 0339 0088 C800	0340	0343 0089 0344 0089 4160	0345 008A 0346 008A 006!	0347 0088 0348 0088 5872 0349 008C	0350	0353 008C 4171	0355 008D 0356 008D 487	0357 008E 0358 008E 1070	0359 008F 0360 008F 487	0361 0090 0362 0090 1C7

	电电子表示电影 医电影性 医医性皮肤 医苯苯酚 医医皮肤 化苯苯苯苯酚 医水子 医医肠囊性 医电阻 医医胆管 医多种甲状腺素 计数据记录器 计数据记录器 医二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基			0440			.,.,	大学主命 医电子 医医毒性 化苯酚 医阿拉萨斯氏管 医克拉斯氏 医克拉斯氏 医医克克斯氏 医克克斯氏试验检尿 医电影 医复数医血管 医血液性 医二甲基乙酰甲基乙酰甲基乙酰甲基乙酰
		ECHO ESTIMATION ROUTINE	ON ROUTINE	0442			RESIDUAL OUTP	RESIDUAL OUTPUT SUPPRESSION ROUTINE
		*****		00AD			******	
EESTR		0		00AD 00AD 3C6B	SPRS	5	IABSY	* IABSY -> T REG
	MOVE Y	128,Y129,,YI	42 TO NEXT HIGHER MEMORY LOCATION			ΨĎ	ABSOUT	* ABSOUT * IABSY -> P REG
	LARP	ARI	• 1 -> AR POINTER	000AF		LAC	HCNTR	* NEAR END SPEECH FLAG -> ACC
	LAR	AR1 . ADY 142	* ADY142 -> AR1	0080		¥ G	0	
	RPTK	4.	* K = 142,141,,128	0081		B62	#OUT	* IF N.E. SPEECH NO SPRS
	DMOV		* Y(K) -> Y(K+1)			PAC		* P REG -> ACC
	ONNO	VE BEFFBENCE SA	ATMAINING OF BELL AND ON			SUB	THRES	* ACC - THRES -> ACC
				90083		BGZ	WOUT	* IF THRES EXCEEDED SKIP SPRS
FIR	LAC	ONE . 14	* ROUND-OFF OFFSET -> ACC	0087		2018	1	AND SOLUTION OF A STATE OF A STAT
	#PYK	0	d <- 0 •	00088		1	3	
	CNFP		* ARI STILL POINTS AT Y127			ZAC		• 0 -> ACC
	RPTK X	127	* K * 127,126,,0			SACL	OUTPUT	* ACC -> OUTPUT
	MACD	A127PM,*-	* Y(K) * A(1-K) + ACC -> ACC	0088 3C6C		5	оитрит	* OUTPUT -> F REG (FOR UND)
	CNFD							
	APAC		* P + ACC -> ACC					
	SACH	EEST, 1	* Z * HIGH ACC -> EEST					
	сомрит	E THE OUTPUT						
	LAC	20	* S0 -> ACC					
	SUB	EEST	* ACC - EEST -> ACC					
	SACL	OUTPUT	• ACC -> OUTPUT					
	LDPK	7						
	ABS							
	SACL	ABSEO	* ACC -> ABSED ON PAGE 7					
	0390 0090 CB00 EESTR 0390 0095 CB00 0095 CB00 0095 CB00 00995 CB00	# · · · · · · · · · · · · · · · · · · ·	# · · · · · · · · · · · · · · · · · · ·	FESTR LDPK 0 LARP ARI. LARP ARI. LAR ARI.ADV142 RPTK 14 DMOV CONVOLVE REFERENCE SAMPL FIR LAC ONE.14 HPYK 0 CNFP 127 MACO A127PH CMFD APAC EEST.1 LAC SO SUB EEST 1 LDPK 7 LDPK 7 LDPK 7 ABSE	HOVE 1.DPK 0	HONE LORY O	HOVE 1.28 1.0PK 0	HONE LOPK O

		***	************	医多面性 医多种性 医多种性 医多种性 医克里特氏病 医多种性 医克里特氏 医克里特氏 医克里特氏 医克里特氏 医克里特氏 医克里特氏 医克里特氏病 计算机 医克里特氏病 计算机 医克里特氏病 计算机 医克里特氏病 计算机 医二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	0523 0008				
					0524 00DB 7169	S	SAR	AR1,51	
			LINEAR TO MU-	LINEAR TO MU-LAW COMPRESSION ROUTINE	0525 0009 0526 0009 4069	Z	ZALH	18	
ş			***********	中国自己的国际 电压性不安性 医电子 医电子 医电子 医电子 医电子 医二甲甲基甲甲基氏 医医克特斯氏试验检尿病 医医皮肤 医皮肤 医皮肤 医生物学 医克里氏病 医二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	0527 00DA 0528 00DA CE1B	•	ABS		
3C 406C	CMPRS	ZALH	OUTPUT	* OUTPUT -> ACC	0529 00DB 0530 00DB 0268	•	8	9,2	
30 CE 18		SFL			0531 00DC 0406 XORX	*	ě	>7F00,4	. INVERT ALL BITS IN Q
3E CE 18		SFL		. LEFT JUSTIFY ACC	00DD 7F00				
008F 008F F380 00C0 00D0		BLZ	NEGCMP	. IF ACC < 0 THEN GO TO NEGCMP	0534 000E 6C01	TXOUT	ACH	DXR,4	* 2**4 * HIGH ACC -> DXR
00C1 00C1 4866	POSCMP ADDH	ADDH	B1A52	,					
CZ 3167		LAR	AR1, NEG7						
53 CB06		RPTK	9	* FIND MSB					
04 CEA2		MORM							
00C5 DE04 00C6 F000		ANDK	>F000.14	" ZERO 2 MSBS AND ALL LSBS					
00C7 00C7 6868		SACH	• 0						
691.		SAR	AR1.SI						
C9 4069		ZALH	51						
CA CE1B		ABS							
00CB 0268		ADD	0,2						
00CC 0406		XORK	>FF00.4	* INVERT ALL BITS					
00CE FF80 00CE FF80 00CF 00DE		60	TXOUT						
0000 0000 CE18	NEGCMP ABS	ABS		• LEFT JUSTIFIED OUTPUT IN ACC					
01 01 4866		ADDH	B1AS2						
0002 0002 3167		LAR	ARI, NEG7						
D3 CB06		RPTK	ý	* FIND MSB					
0004 0004 CEA2		MORM							
0005 DE04 0006 F000		ANDK	>F000,14	* ZERO Z MSBS AND ALL LSBS					
9									

0014				OCATION									030 0 1		u				TO POSUNO		THEN NO SATE								HEN NO SATR					υ
PAGE 0014	Output NORMALIZATION ROUTINE			MOVE UND.UNIUNI4 TO NEXT HIGHER MEMORY LOCATION		ADUN14 -> AR1	- 61	N=14:13::::1	* UN(K) -> UN(K+1)	UN(0) -> UN(1)		(OND)	230 0 V VIIOI/10/230 F • V2041 •	י אבמים	P REG (UNO) -> ACC		SATURATE NORMALIZED OUTPUT (UNO) AT +/- 1.0		IF UND > 0 THEN GO TO POSUND	ACC + SONE -> ACC	THE -1.0 C UND C O THEN NO SATE		. 0> ACC		• ACC - SONE -> ACC			ACC - SONE -> ACC	* 1F 0 < UN0 < 1.0 THEN NO SATR		* SONE -> ACC			* P REG (UNO) -> ACC
	CHITPLIT NORMAL IZATION ROUTINE	***************************************		1UN14 TO N		ARI, ADUNI4 *	•		•	•		COMPUTE NORMALIZED OUTPUT (UND)			•		RMALIZED OUTPUT		POSUNO	•	5		•			SAVUNO			• OND INS			9	SAVUNU	•
	ē			UNO.CN		AR.	2	5	1	•		TE NOR	:	ABST			ATE NO		S	SONE	ÿ	1			SONE	SAV		SONE	Š		SONE		Ą	
	*			MOVE		LAR	, in the second	Ā Ā	DHO	DMO		COMPU		Ì	PAC		SATUR		BGEZ	NEGINO ADD	B/C#7	1	ZAC	ì	SUB	6		POSUNO SUB	Pa #7		Q V) i (10	0639 0106 0640 0106 CE14 SMLUND PAC
	•••	•	00F 1		į	00F1 3118		00F2 CB00	00F3 5690	00F4 5680	. 0F5		0FS .	0612 00F5 3868 0613 00F6	0F6 CE14			0F7	00F7 F480			00FB 0106	JOFC CADO	0F0	00FD 1013	OOFE FF80	00FF 0107	100 1013	0633 0101	102 0106	1103	100	0638 0104 FF80 0105 0107	0106 0106 CF14
	0590	0593	0595 0	0596 0597				0602 0	0604	09090	0607 0 0608	6090	0611	0612 0	0614 0	0616	0617	06190	0620		0623	9 4 790	0625		0628	0630	2	0632	0633	}	0635	0637	0638	0639
PAGE 0013	**************************************	TOTION NOTICE CONTRACTOR AND THE		* T REG STILL CONTAINS OUIPUI	TINGOTA STREETS CONTRACTOR	UPDATE LONG TAU OUTPUT POWER ESTIMATE (ABSOUT)		* ABSOUT -> HIGH ACC	. AELSBS -> LOW ACC	U * ACC - ABSOUT * 2**LTAU -> ACC	* ACC + ABSE0 * 2**LTAU -> ACC	•	יונפן אכר כי אפסטטן	* LOW ACC -> AELSBS	Contract the second second	UPDATE LONG INU KEFEKENCE POWER ESTIMATE (ABST)	300	ABST -> HIGH ACC	* AYLSBS -> LOW ACC	* ACC - ABSY * 2**LTAU -> ACC	* ACC + ABSY0 * 2**LTAU -> ACC	u * ACC + CUTOFF * 2**LTAU -> ACC		HIGH ACC -> Abst	* LOW ACC -> AYLSBS		COMPUTE 1/ABSY (DIVIDE I BY ABSY)							
	**************************************	TOMER EST		1		LONG TAU OUT		ABSOUT	AELSBS	ABSOUT, LTAU	ABSE0.LTAU		ABSOU	AELSBS		LONG TAU KE		ABSY	AYL.SBS	ABSY, LTAU	ABSY0,LTAU	CUTOFF LITAU		ABST	AYLSBS		E 1/ABSY (DI'		AONE	7:		ABSY	IABSY	
				LDPX		UPDATE		ZALH	ADDS	SUB	V DD		ACH SACH	SACL		UPDATE	:	ZACH	ADDS	SUB	QQ₹	004		SACH	SACL		COMPUT		ZALH	XI.dd		SUBC	SACL	
	ĺ.,			MORH											•																			
				00DF C807				4066	00E1 4967	00E2 00E2 1966	1965		9989	6067				00E6 4069	00E7 496A	1969	00E9 0968	0960	}	6989	00EC 606A	_			00ED 4012	CROF		4169	6909	
			000F	000		0545	OOEO	0300	900	1551 00E2 1552 00E2	0553 00E3	5 00E4	5 00E4 7 00E5	3 0065	2	- ^	3 00E6	00E6	0566 00E7	00E8	570 00E9	00EA	0573 00EB	0000	OOEC	. 00EC	9579	580	2 00 0	3 00EE	5 00EF	6 00EF	0588 00F0	

32020 1711 17000 1700 1700 1700 1700 1700	2. 医医皮肤性 医克拉氏试验检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检	NEAR-END SPEECH DETECTION ROUTINE					UPDATE SHORT TAU REFERENCE POWER ESTIMATE (ABSYDE)		* ABSYDE * 2**16 ~ ACC	320	* ACC - ABSYOF * 2**STAU -> ACC	* ACC + ABSYO * 2**STAU -> ACC		* HIGH ACC -> ABSYOF		UPDATE SHORT TAU NEAR END POWER ESTIMATE (ABSSOF)		* ABSSOF * 2**16 -> ACC	* ACC - ABSSOF * 2**STAU -> ACC	NED * ACC + ABSSO.*2**STATANED * ACC		* HIGH ACC> ABSSOF		NUTER (H)		• H -> ACC	204 V. 1 + 204 #	י ארר די די ארר	* IF ACC = 16 THEN 0 -> ACC		* ACC -> H	* IF H > 0 THEN GO TO NESPI			MOVE HO,MI,,M7 TO NEXT HIGHER MEMORY LOCATION		* ADM7 -> AR1	* K=7.6,,0	* H(K) -> H(K+1)
ASSESSED AND A SECOND A S	*****	NEAR-END SF			7		SHORT TAU RE		ARSYDE		ABSYOF, STAU	ABSY0,STAU		ABSTOP		SHORT TAU NE		ABSS0F	ABSSOF, STAU	ABSSO STALLANED		ABSSOF		UPDATE MODULO 16 COUNTER (H)		ı	Line C	1	>000F		I	NESPI			0,M1,,H7		AR1, ADM7	7	
	:				LDPX		UPDATE		741 14		SUB	VDO		SACH		UPDATE		ZALH	SUB	9	2	SACH		UPDATE		LAC	8	Ş	ANDK		SACL	BGZ			HOVE H		LAR	RPTK	DMOV
	i.				NESP																															,			
				6010	09 C807	V		;	4060	98	08 1860	0C 0868	90	00 6860	5		96	0E 4064	0672 010F 1B64	10 0063	11 000	11 6864	12		2	12 2060	13	13 0012	0114 0004	0115 000F	0116 6060	0117 0117 F180	0118 011F	2		6110	0119 3117 011A	011A CB07	18 5690
	0646	0648	0649	0651 01	0652 01	0653 01	0655	0656	0658	0659	0660 01	0662 01	0663 01	0664 01	9990	0667	0669 01	0670 01	0672 01	0673 01	0675 01	0676 01	0678	0679	0680	0682 01	0683 01	0685 01	0686 01	01	0688 01	0689 01 0690 01	100	7690 1690	0693	0695 01	0696 01 0697 01	0698 01	0700 01
32020 74111, DACAC ASSENDEEN PC 1.0 89:13/ 14:10:03 11-17-63	* ACC -> CUND	* ACC -> UN(0)																																					
	CUND																																						
	SAVUND SACL	SACL																																					
	6011 5	6080																																					

EC128

BLER PC 1.0 85.157 1410:03 11-19-85 PAGE 0018	* ACC ~ M4 -> ACC	* NO N.E. SPEECH IF M4 > ABSSOF	JF * ABSSOF -> ACC	* ACC - M5 -> ACC	NO N.E. SPEECH IF MS > ABSSOF		JF * ABSSOF -> ACC	* ACC - M6 -> ACC	* NO N.E. SPEECH IF M6 > ABSSOF		F * ABSSOF -> ACC	* ACC - M7 -> ACC	* NO N.E. SPEECH IF M7 > ABSSOF		ar ABSSOF ~> ACC	* ACC - M8 -> ACC	" NO N.E. SPEECH IF MB > ABSSOF		NEAR-END SPEECH DETECTED SET HANGOVER COUNTER (HCNTR)	* HANGT -> HCNTR		CHECK AND UPDATE HANGOVER COUNTER	* HCNTR -> ACC	* IF HCNTR = 0 THEN GO TO NESP4	• ACC - 1 -> ACC	• ACC -> HCNTR	Gran Silvay of Co.
32020 FAMILY MACRO ASSEMBLER	H0+4	NESP3	ABSSOF	#0+5	NESP3		ABSSOF	9+0#	NESP3		ABSSOF	M0+7	NESP3		ABSSOF	_	NESP3		-END SPE	HANGT		AND UP	HCNTR	NESP4	AONE	HCNTR	5
11LY MACI	SUB	BLEZ	Γ¥C	SUB	BLEZ		LAC	SUB	BLEZ		LAC	SUB	BLEZ		LAC	SUB	BLEZ		NE AR-	DMOV		CHEC	3 LAC	82	SUB	SACL	
EC128 32020 F	0752 0135 1072 0753 0136	0754 0136 F280 0137 0149	0756 0138 0757 0138 2064	0758 0139 0759 0139 1073	0761 013A F280	0762 013C	0764 013C 2064	0766 013D 1074 0767 013E	0768 013E F280 013F 0149	0769 0140	0771 0140 2064	0773 0141 1075	0775 0142 F280 0143 0149	0776 0144	0779 0144 2064 0779 0145	0780 0145 1076 0781 0146	0782 0146 F280 0147 0149	0783 0148	0785 * 0786 *	0787 0148 0788 0148 5661	0789 0149	0791	0793 0149 0794 0149 2062 NESP3	0796 014A F680	0797 014C 0798 014C 1012	0799 0140 0800 0140 6062	0801 014E
PC 1.0 85.157 14:10:03 11-19-85 PAGE 0017	* ABSYOF -> M0	* ON MEMORY HOVES SKIP DETECTION		UPDATE MOST RECENT LOCAL MAXIMA (MO)	* ABSYOF -> ACC	* ACC - M0 -> ACC	* IF MO > ABSYOF THEN NO UPDATE	* ABSYOF -> MO		COMPARE REFERENCE POWER TO NEAR-END POWER	• ABSSOF -> ACC	• ACC - M0 -> ACC	. NO N.E. SPEECH IF MO > ABSSOF		* ABSSOF -> ACC	* ACC - MI -> ACC	* NO N.E. SPEECH IF MI > ABSSOF		* ABSSOF -> ACC	* ACC - M2 -> ACC	. NO N.E. SPEECH IF M2 > ABSSOF		• ABSSOF -> ACC	* ACC - M3 -> ACC	" NO N.E. SPEECH IF M3 > ABSSOF	A ABECUE - A ACC	* ABSSUF -> ACC
32020 FAMILY MACRO ASSEMBLER F	ABSY0F	NESP3		MOST RECENT	ABSYOF	9	NESP2	ABSYOF		REFERENCE P	ABSSOF	2	NESP3		ABSSOF	H0+1	NESP3		ABSSOF	M0+2	NESP3		ABSSOF	M0+3	NESP3	405506	Adsour
Y MACRO	DMOV	6 0		UPDATE	LAC	SUB	BLEZ	DMOV		COMPARE	LAC	SUB	BLEZ		LAC	SUB	BLEZ		LAC	SUB	BLEZ		LAC	SUB	BLEZ	J)
20 FAMIL					NESPI						NESP2																
EC128 3202	0701 011C 0702 011C 566D	0703 0110 0704 0110 FF80 011E 0149	0705 011F 0706	90,	0710 011F 206D	12 0120 106E	0714 0121 F280 0122 0124	15 0123 16 0123 566D	17 0124	20	21 0124 22 0124 2064	23 0125 24 0125 106E	25 0126 26 0126 F280	0127 0149 27 0128	9 0128 2064	0731 0129 106F	12 012A 13 012A F280	012B 0149		0737 0120 0738 012D 1070	10 012E F280	0130	0742 0130 0743 0130 2064 0744 0131	5 0131 1071	47 0132 F280 0133 0149	0748 0134 0749 0134 0750 0134 2064	0750 0134 2054

NEST LIVAN REFERENCE PORCE ESTINATE IS RECLOW CUTTON'S 0016 1	:			OW IN YE							8	EG		-> ACC	L ^- 0MD) j	REG		ACC -> ACC		- 0N0			2	REG		ACC -> ACC	UN0 -> T
CHECK IF LTAU REFERENCE POWER ESTIMATE IS BELOW CUTOFF 0816 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ICREMENT נייםDATE ROUTINE	*****************	. ADY1 -> ACC (Y0 15 N	* ACC + H -> ACC		* ADY1 + H -> AR1		* UNO -> T REG		* ROUND-OFF OFFSET -> A	* UN(0) * Y(0+H) -> P R	* K = 1,2,,15	* UN(K) * Y(K+H) + ACC	* P REG + ACC -> ACC	* HIGH ACC -> INCCO)		* ROUND-OFF OFFSET -> #	* UN(0) * Y(16+H) -> P	* K = 1,2,,15	* UN(K) * Y(K+16+H) + /		. P REG + ACC -> ACC	* HIGH ACC -> INC(1)		* ROUND-OFF OFFSET ->	• UN(0) • Y(32+H) -> P	* K = 1,215	* UN(K) * Y(K+32+H) +	* P REG + ACC -> ACC
0816 CHECK IF LTAU REFERENCE POWER ESTIMATE IS BELON CUTOFF 0817 LAC ABSY		COEFFICIENT IN	************	ADY 1	ı	TEMP3	AR1, TEMP3		CUNO		AONE . 15	<i>:</i>	14	UNOP#+1 . *+	c N	S N		AONE, 15	<i>:</i>	-	UNOPM+1,"+		CUNO	INC0+1		AONE, 15	:	4.	UNOPM+1.*+	CUND
CHECK IF LTAU REFERENCE POWER ESTINATE IS BELON CUTOFF 0817 0817 0818 0819 0818 0818			:		ADD	SACL	LAR	CNFP	ב		LAC	Ā	RPTK	MAC	4	100	Š	LAC	μργ	RP TK	MAC		LTA	SACH		LAC	Ϋ́	RPTK	MAC	LTA
				0154 2015	0822 0155 0060	0824 0156 6010	0825 0157 0826 0157 3110	0827 0158 0828 0158 CE05	0829 0159	0831 015A	0832 015A 0833 015A 2F12	0834 0158 0835 0158 38A0	0836 015C 0837 015C CB0E	0150 0150	015F	0842 0160	0844 0161	0845 0161 0846 0161 2F12	0162	0849 0163 0850 0163 CB0E	0851 0164 0852 0164 5DA0	0165 FF01	0854 0166 3011	0856 0167 6879	0857 0168 0858 0168	0859 0168 2F12	0861 0169 38A0	0862 015A 0863 016A CB0E	0864 0168 0865 016B 50A0	0866 016D 0867 016D 3D11
		DOWED FOLIMATE IS BEIOW CHICKE	ביייי בייייי בייייי בייייי בייייי ביייייי	* ABSY -> ACC	* ACC - CUTOFF -> ACC	. IF ABSY < CUTOFF THEN LOOP																								
		Ž																												
		SON	וד בואט אברבאבואכב	ABSY	CUTOFF	L000																								

EC128

SACH INCO+2 LAC AONE.15 HPY *+ HAC UNOPH+1.*+ LTA CUNO SACH INCO+3 HPY *+ HAC UNOPH+1.*+ HAC UNOPH+1.*+ HAC UNOPH+1.*+ LTA CUNO SACH INCO+4 LAC AONE.15 HPY *+ HPY *+ HPY *+ HAC UNOPH+1.*+ LTA CUNO SACH INCO+4 LAC AONE.15 HPY *+	018A 687E SACH INCO+6 018B 018B LAC AONE,15	318C 38A0 MPY *+	8 8 8	DIBE SDAO HAC UNOPH+1,*+	0190 0190 3011 LTA CUNO	191 687F SACH INCO+7	0192 0192 CE04 CNFD							
SACH HAC LAC LAC LAC LAC SACH HAC LAC LAC LAC LAC LAC LAC MAC TATA SACH HAC TATA SACH SACH SACH SACH SACH SACH SACH SAC	• HIGH ACC -> INC(2) 0921 0923 0924	9260	0927 0928 0929	0.660	0993 0993 0893	0.934 0.034 0.034 0.035 0.035 0.035 0.035	0936 01 0937 01							

	:	*******	医克克雷斯氏性 医皮肤性 医克里氏试验检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检	0996 01AB 0997 01AB CE15	APAC		
	COEFF1	COEFFICIENT UPDATE ROUTINE	UTINE	0998 01AC 0999 01AC 6809	SACH	*00.AR1	
:	:	化多苯甲基甲基甲甲基甲甲甲基甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲	有故有故意取取故意非常尽有非常非常有有有有非常的的的人,以此,以此,以此,以此,以此,以此,以以,以以,以以,以以,以,以,以,以,	1000 01AD			
5 0193 C010	LARK	AR0,16	* 16 -> ARO (AR2 INCREMENT)	1002 01AD 38AA	μÞ	*+, AR2	
91	LAR	ARI . ADINCO	- ADINCO -> AR1	1004 01AE 4080	ZALH		
4	LAC	ADAO	* ADAG -> ACC	1006 01AF CE15	APAC		
0196 1060	SUB	ı	* ACC - H -> ACC	1008 0180 6809	SACH	*00.AR!	
110	SACL	TEMP3		1010 0101	Ì		
01.	LAR	AR2,TEMP3	* ADAG - H -> AR2	1012 0182		- T. AR.	
0199 0199 CE0A	SPR	2	. SET 4 BIT LEFT SHIFT OF P REG	1014 0183	ZAL 1	•	
69	LAC	I ABSY, GAIN	* IABSY * 2**GAIN -> ACC	1015 0183 CE 15	APAC	;	
10	SACL	TEMP3	* ACC -> TEMP3	1017 0184 6809	SACH	*0-,0,AR1	
2 019C 3 019C 3C10	5	TEMP3	* TEMP3 -> T REG	1020 0185 38AA	ΗΡΥ	*+. AR2	
				1022 0186 4080	ZALH	•	
YY.	μbγ	*+, AR2	* INC(0) * T REG -> P REG	1023 01B7 1024 01B7 CE15	APAC		
90	ZALH	•	* A(H) * 2**16 -> ACC	1025 0186	CACH	40 - 0 AB	
:15	APAC		* P REG + ACC -> ACC	1027 0189			
01AU 01A0 6809	SACH	*0-,0,AR1	* HIGH ACC -> A(H)	1029 01B9 38AA	ΗĐ	*+, AR2	
				1030 018A 1031 01BA 4080	ZALH		
01A1 38AA	Ψb	*+, AR2	* INC(1) * T REG -> P REG	1032 018B	APAC		
01A2 4080	ZALH	•	* A(16+H) * 2**16 -> ACC	1034 01BC	HOW	0	
01A3 CE15	APAC		* P REG + ACC -> ACC				
01A4 01A4 68D9 01A5	SACH	*00.AR1	* HIGH ACC -> A(16+H)	1038 018D CE08	SPA	0	* SET NO SHIFT OF P REG
01A5 01A5 38AA	Ā	*+, AR2	* INC(2) * T REG -> P REG				
01A6 4080	ZALH		* A(32+H) *.2**16 -> ACC				
115	APAC		* P REG + ACC -> ACC				•
601	SACH	*0-,0,AR1	* HIGH ACC -> A(32+H)				
01A9 01A9 01A9 38AA	ă	*+.AR2					

C128

1044 1046 1046 1046 1046 1046 1046 1047 1047 1048 1049 1049 1049 1049 1049 1059		CYCLE END ROUTINE LOOP IDLE 'RAIT NOP NOP RINT SERVICE ROUTINE	IN LOOP UNITL RINT/XINT	1096 1099 1099 1100 0102			£	MU-LAW EXPANSION LOOKUP TABLE	ř.
100	7 7 7 7	YOLE END ROUTINE	٠	1098 1098 1099 1100 0107			£	U-LAW EXPANSION LOCKUP TAB	LE
198 CEL 198 CEL 199 CEL 100 SSO 100 SS	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	SINT SERVICE ROUT	⊢	1098 1099 1100 0102					
198 CELF 198	# # # # # # # # # # # # # # # # # # #	ZINT SERVICE ROUT	+	1100 010		. :	****	医拉拉巴拉巴拉氏征 计多数 计多数 计分别 医多种	************
1967 CELF 1967 C	7 X 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	ZINT SERVICE ROUT		1101 030	٥.				
1987 CE16 100 5500 101 7862 1 102 0800 103 6863 104 6064	7 X 40 10 11 11 11 11 11 11 11 11 11 11 11 11	RINT SERVICE ROUT		2000	0.0		AORG >300	>300	
1100 5500 1101 5500 1101 7862 1 1102 6863 1103 6863 1104 6064 1105 5660		RINT SERVICE ROUT		1103		хтвг	EQ.	•	
100 2900 101 3662 101 3662 101 3663 101 4664 101 5660		RINT SERVICE ROUT		1104 0301			AT AC	SECON * NEGATIVE	TABLES FIRST
31C1 31C1 31C2 C800 31C3 C	*	ZINT SERVICE ROUT		1106 0301	0301 E1A1		DATA		* (FF, FE, ETC.)
2101 102 2862 102 2800 103 6863 105 6863 105 6863 105 6863 105 6863	*	SINT SERVICE ROUT	***************************************	1107 0302	5 E2A1		DATA	_	
0101 7862 0102 0102 0800 0103 0863 0104 0064 0105 0105 0105 0105 0105 0105 0105 010		ZINT SERVICE ROUT		1108 030	3 E3A1		DATA	>£3A1	
0101 0101 0102 0102 0103 0103 0103 0104 0105 0105 0105 0105	* L & H J	*************		1109 030	6 E 4 A 1		A TA	>E4A! >F5A!	
11C1 7862 RXRT 7810 7810 7810 7810 7810 7810 7810 7810	· · · ·		医多虫虫毒毒 医电子性 医克拉特氏 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医克拉特氏 医克拉特氏试验检检查检验检验检验检验检验检验检验检验检验检验检验检验检验检验检验检验检验检	1111 0306	5 E6A1		DATA	>E6A1	
1011 1062 RXRT 1052 C800 1052 C800 1053 C863 1054 6064 1055 5660 1055 5660 1055 C800 1055 5660 1055 C800 1	· · · ·			1112 030	7 E7A!		DATA	>£7A1	
102 103 103 103 104 105 105 105 105 105 105 105 105 105 105		TST0 *	SAVE STO	1113 030	2 E841		DATA	YEBA I	
0103 6863 0104 6064 0105 5660	, ,	•	0 -> PAGE POINTER	1115 0304	EAAI		V V	>EAA1	
0103 6863 0104 6064 0105 5660				1116 0300	BA EBA		DATA	>EBA!	
01C4 01C4 01C5 01C5 01C5 01C5		TACCH .	SAVE HIGH ACC	1117 0300	ECAI		DATA	>ECA1	
01C4 6054 01C5 5660			204 10 - 174	1118 0301	EDA		DATA TATA	>EUA I	
105 5660		- Acc		1170 030	EFA		DATA	>EFA1	
1106	_	DRR1	DRR1 -> DRR2	1121 0310) F061		DATA	> 7061	
				1122 031	1 F0E.1		DATA	>F0E1	
21C6 4100 ZALS	_	PRR *	DRR -> ACC	1123 0312 F161	2 F161		DATA	>F161	
01C7		• 9300	MASK-OFF MCR RVTF	1125 031	1 5 5 6 1		4 4 4	7 IEI	
				1126 0315	5 F2E1		DATA	>F2E1	
				1127 0316	5 F361		DATA	>F361	
31C9 6060 SACL		ORR!	ACC -> DRR1	1128 031	7 F3E1		DATA	>F3E1	
DICA 4164 74.5	,		DESTOR TON ACC	1129 0311	146		0.47.A	>F451	
•		1		1130 031	F F 561		DATA	× 561	
01CB 4863 ADDH		TACCH	RESTORE HIGH ACC	1132 0311	9 F5E1		DATA	>F5E1	
				1133 0310	C F661		DATA	yF661	
01CC 5062 LST		1510	RESTORE STO	1134 0311	1 F6E		DATA	>F6E1	
0100	ţ	•	CO IGANO STOLOGOTIVE +	1135 031	197		¥ 5	19/ 14/	
	=			1136 0311	F841		DATA C	>F841	
DICE CEZ6 RET	-	•	RETURN TO PROGRAM	1138 032	188		DATA	>F881	
				1139 032	F8C1		DATA	>F8C1	
01CF				1140 032	3 F901		DATA	>F901	
		***********	市政会会会会家全家全部企业的 医克拉特氏 医克拉特氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉特氏 医克拉特氏试验检尿病 医克拉特氏病 医克拉特氏病 医多克特氏病 医多克氏病 医多克克氏病 医多克氏病 医多克氏病 医多克氏病 医多克氏病 医多克氏病 医多克氏病 医多克克氏病 医多克氏病 医原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生	1141 032	4 F941		DATA	>F941	
	,	BATTION SOLVED THIS		1142 032	5 F981		DATA	>F981	
108/		AIN SERVICE NO.		1143 0326 F9C1	7 FA01		OATA OATA	>FA01	
*****	******	************	医多种甲状腺 医多种性 医克勒氏 医多种性 医克勒氏性 医皮肤炎 医皮肤炎 医皮肤炎 医皮肤炎 医皮肤炎 医皮肤炎 医皮肤炎 医皮肤炎	1145 0320	9 FA41		DATA	>FA41	
				1146 032	9 FAB!		DATA	>FA81	
DICF CEDO TXRT EINT	Ę	•	* INTERRUPTS ENABLED	1147 032	A FACI		DATA	>FAC1	
	•		TOATS WAGOOG OF UCHAGG	1148 032	B F801		DATA	>F801	
0100 FF80	••	I WEIGH		1149 032	F 164		V .	7.041	

PC 1.0 85.157 14:10:03 11-19-85 PAGE 0028																												* POSITIVE VALUES NEXT	* (POLARITY BIT = 1)																																		
SSEMBLE	VFFC3	0		2013	75507	200		7.	7111	V F F F 4	> F F E 6	>FFE8	>FFEA	YFFEC	7555	VEFF			7114	>FFF6	>FFF8	>FFFA	76660		1	2		>1F5F	>1E5F	3105F	200	2017		LAST	100	> 185F	>175F	>165F	>155F	>145F	1355		1621	>115F	>105F	× 9F	>F F	76.94		100	160	100	× C9F	VCI P	>89F	¥B1	>A9F	>A1F	>99F	>91F	AB BF		101
HACRO A	DATA	4	4 4	¥ + 4 0	4140	4 1	¥ + 4 0	A A C	4 1	DATA	DAIA	DATA	DATA	DATA	DATA	ATAC	4140		NA IA	DATA	DATA	DATA	DATA	4	4 4 4 4	DATA		DATA	DATA	DATA	4			4 1 4 1	¥ 1	DATA	DATA	DATA	DATA	DATA	ATAC		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	DATA	DATA	DATA	DATA	DATA			¥ :	DATA	DATA	DATA	ATAC	4	¥						
32020 FAHILY HACRO ASSEMBLER																																																															
32020	B FFC3	2011	4 0			2 2	ا با د د د د د	1011	0 FFEZ	FFE4	2 FFE6	3 FFEB	4 FFEA	5 FFEC	N FFFF	10000		2111	4 ++ 4	A FFF6	B FFF8	WHEE U	0000		200	F 0000	0	10 1FSF	11 1ESF	1056	1001	100	1	TASE TASE	166	17 185F	175F	19 165F	155F	145F	100	1331	1521	E 115F	F 105F	10 OF 9F	11 OF 1F	2000	1	100	4 003	5 0015	6 0C9F	7 0C1F	96 0B9F	19 0B1F	A DA9F	B OAIF	C 099F	7160 O		1000	
EC128	1209 0368	000 0171	1211 035	1212 030	200 4121	171	1215 035	1216 036	121/ 03/	1218 037	1219 037	1220 037	1221 037	1222 037	1223 037	1224 031		160 031	1226 037	1227 037	1228 037	1229 03	1230 031		1531 031	1232 037	1233 036	1234 036	1235 036	350 3501	1230 030	200 000	200 0077	1239 036	1240 035	1241 036	1242 036	1243 036	1244 036	1245 036	246	1246 035	124/ 035	1248 036	1249 03E	1250 039	1251 039	1252 036	2020	ED 621	1254 033	1255 039	1256 035	1257 039	1258 039	1259 039	1260 035	1261 035	1262 039	1263 039	260 6361	1264 033	1265 033
14:10:03 11-19-85 PAGE 0027																																																															
PC 1.0 85.157																																																															
SEMBLER	×FC01	21.03	YFC51	7507	200	75.0	>FCD1	>FCF1	>F011	>FD31	>F051	>FD71	5FD91	>FDB1	100		51	× E11	>FE29	>FE39	>FE49	0244	200	6000	>FE /9	>FE89	>FE99	>FEA9	>FFB9	0000	600	71509	71 55 9	>FEF 9	>FF09	>FF19	>FF25	>FF2D	VFF36	1000	000	>FF45	>FF40	>FF55	>FF50	>FF65	SFFE	20.10	2777	711	>FF85	>FF80	>FF95	>FF90	>FFA3	>FFA7	>FFAB	SFFAF	>FFB3	>FFB7	0011	71100	SFF BF
MACRO AS	DATA																																																														
32020 FAMILY MACRO ASSEMBLER																										_																																					
320	032F FC01	330 FC31	331 FC51	332 FC/1	333 FC91	334 FCB1	335 FCD1	336 FCF1	337 FD11	338 FD31	339 FD51	33A FD71	SAR FOOL	ARC FOR	1000	200	ייים אני	335 5611	340 FE29	341 FE39	342 FE 49	343 5550	244	244	345 FE79	346 FE89	347 FE99	348 FFA9	349 FFR9	446	SAA FELS	348 FEU9	34C PEES	340 FEF9	34E FF09	34F FF19	350 FF25	351 FF20	362 5536	252 5520	1000	354 FF45	355 FF 4D	356 FF55	357 FF50	35A FF65	SEG FEED	35.4 7.75	35A FF 75	35B FF 70	35C FF85	350 FF80	35E FF95	35F FF90	360 FFA3	361 FFA7	362 FFAB	363 FFAF	364 FFR3	365 FFR7	2011	366 11 86	367 FFB4
EC128	1152 0																																																														