







SN75ALS172A SLLS121E - AUGUST 1990 - REVISED APRIL 2024

# **SN75ALS172A Quadruple Differential Line Driver**

### 1 Feature

- Meets or exceeds ANSI standards EIA/TIA-422-B and RS-485 and ITU recommendation V.11
- High-speed advanced low-power Schottky circuitry
- Designed for 20MBaud operation in both serial and parallel applications
- Designed for multipoint transmission on long bus lines in noisy environments
- Low supply-current requirements: 55mA max
- Wide positive and negative input/output busvoltage ranges
- Driver output capacity: ±60mA
- Thermal shutdown protection
- Driver positive and negative current limiting
- Logically interchangeable with SN75172

## 2 Applications

- Motor drives
- Factory automation and control

## 3 Description

The SN75ALS172A comprises four line drivers with 3state differential outputs. Which are designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11. The device is optimized for balanced multipoint bus transmission at rates of up to 20Mbaud. Each driver features wide positive and negative common-mode output voltage ranges, making the driver suitable for party-line applications in noisy environments.


The SN75ALS172A provides positive- and negativecurrent limiting, and thermal shutdown for protection from line-fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C.


The SN75ALS172A is characterized for operation from 0°C to 70°C.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
SN75ALS172A	SOIC (DW, 20)	12.8mm × 10.3mm
SINTSALSTIZA	PDIP (N, 16)	19.3mm × 9.4mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Pin numbers shown are for the N package.

Logic Diagram (Positive Logic)

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## **Table of Contents**

1 Feature	1	7 Detailed Description	8
2 Applications	1	7.1 Device Functional Modes	
3 Description	1	8 Device and Documentation Support	9
4 Pin Configuration and Functions	3	8.1 Receiving Notification of Documentation Updates	
5 Specifications	5	8.2 Support Resources	9
5.1 Absolute Maximum Ratings		8.3 Trademarks	9
5.2 Dissipation Rating Table	5	8.4 Electrostatic Discharge Caution	9
5.3 Recommended Operating Conditions		8.5 Glossary	
5.4 Thermal Information		9 Revision History	9
5.5 Electrical Characteristics	6	10 Mechanical, Packaging, and Orderable	
5.6 Switching Characteristics	6	Information	9
6 Parameter Measurement Information	7		



# **4 Pin Configuration and Functions**





Figure 4-1. N Package (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	ITPE("	DESCRIPTION
1A	1	I	Driver 1 input
1Y	2	0	Driver 1 output
1Z	3	0	Driver 1 inverted output
G	4	I	Active high enable all drivers
2Z	5	0	Driver 2 inverted output
2Y	6	0	Driver 2 output
2A	7	I	Driver 2 input
GND	8	_	Ground pin
3A	9	I	Driver 3 input
3Y	10	0	Driver 3 output
3Z	11	0	Driver 3 inverted output
G	12	I	Active low enable all drivers
4Z	13	0	Driver 4 inverted output
4Y	14	0	Driver 4 output
4A	15	I	Driver 4 input
V <sub>CC</sub>	16	_	Power pin

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output.





### A. NC – No internal connection

Figure 4-2. DW Package (Top View)

**Table 4-2. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1A	1	I	Driver 1 input
1Y	2	0	Driver 1 output
NC	3	_	No internal connection
1Z	4	0	Driver 1 inverted output
G	5	I	Active high enable all drivers
2Z	6	0	Driver 2 inverted output
NC	7	_	No internal connection
2Y	8	0	Driver 2 output
2A	9	1	Driver 2 input
GND	10	_	Ground pin
3A	11	I	Driver 3 input
3Y	12	0	Driver 3 output
NC	13	_	No internal connection
3Z	14	0	Driver 3 inverted output
G	15	1	Active low enable all drivers
4Z	16	0	Driver 4 inverted output
NC	17	_	No internal connection
4Y	18	0	Driver 4 output
4A	19	I	Driver 4 input
V <sub>CC</sub>	20	_	Power pin

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage, see note (2)	-0.3	7	V
VI	Input voltage	-0.3	7	V
Vo	Output voltage range	-9	14	V
P <sub>D</sub>	Continuous total dissipation	See Dissipation I	Rating Table	
T <sub>stg</sub>	Storage temperature range	-65	150	°C
T <sub>LEAD</sub>	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## 5.2 Dissipation Rating Table

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

## **5.3 Recommended Operating Conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Common-mode output voltage, V <sub>OC</sub>	-7		12	V
High-level output current, I <sub>OH</sub>			-60	mA
Low-level output current, I <sub>OL</sub>			60	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C

### 5.4 Thermal Information

	THERMAL METRIC(1)	DW (SOIC)	N (PDIP)	UNIT
	THERMAL METRIC	20-Pins	16-Pins	UNII
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	66.8	60.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.4	48.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	39.7	40.6	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	8.9	27.5	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	39.0	40.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Copyright © 2024 Texas Instruments Incorporated



#### 5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP (1)	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18mA					-1.5	V
Vo	Output voltage	I <sub>O</sub> = 0			0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>o</sub> = 0			1.5		6	V
V <sub>OD2</sub>	Differential output voltage	V <sub>CC</sub> = 5V,	R <sub>L</sub> = 100Ω, See Figure 6-1		1/2V <sub>OD1</sub> or 2 <sup>(2)</sup>			V
		$R_L = 54\Omega$ ,	See Figure 6	-1	1.5	2.5	5	
V <sub>OD3</sub>	Differential output voltage	See Note 2			1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>(3)</sup>	$R_L = 54\Omega$ or $100\Omega$ ,	See Figure 6-1				±0.2	V
V <sub>oc</sub>	Common-mode output voltage <sup>(4)</sup>	$R_L = 54\Omega$ or $100\Omega$ ,	See Figure 6-1		-1		3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>(3)</sup>	$R_L = 54\Omega$ or $100\Omega$ ,	See Figure 6-1				±0.2	V
Io	Output current with power off	V <sub>CC</sub> = 0,	V <sub>O</sub> = -7V to 1	2V			±100	μA
l <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = -7V to 12V					±100	μΑ
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.7V					20	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4V					-100	μA
I <sub>OS</sub>	Short-circuit output current	V <sub>O</sub> = -7V to 12V					±250	mA
	Cupply surrent (all drivers)	No load	No load Outputs enabled Outputs disabled			36	55	m Λ
I <sub>CC</sub>	Supply current (all drivers)	INO IOAU				15	30	mA

- (1) All typical values are at  $V_{CC} = 5V$  and  $T_A = 25$ °C.
- (2) The minimum  $V_{OD2}$  with a  $100\Omega$  load is either 1/2  $V_{OD1}$  or 2V, whichever is greater.
- (3) Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.
- (4) In ANSI Standard EIA/TIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.
- (5) See EIA Standard RS-485, Figure 6-3-5, Test Termination Measurement 2.

### 5.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50pF

	PARAMETER	TEST CO	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
t <sub>d(OD)</sub>	Differential-output delay time	$R_L = 54\Omega$ ,	See Figure 6-2	9	15	22	ns
t <sub>PZH</sub>	Output enable time to high level	$R_L = 110\Omega$ ,	See Figure 6-3	30	45	70	ns
t <sub>PZL</sub>	Output enable time to low level	RL = 110Ω,	See Figure 6-4	25	40	65	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110\Omega$ ,	See Figure 6-3	10	20	35	ns
$t_{PLZ}$	Output disable time from low level	$R_L = 110\Omega$ ,	See Figure 6-4	10	30	45	ns

(1) All typical values are at  $V_{CC}$  = 5V and  $T_A$  = 25°C.

## **6 Parameter Measurement Information**






Figure 6-1. Differential and Common-Mode Output Voltages




- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz,  $Z_O = 50\Omega$ , duty cycle = 50%,  $t_f \le 10$ ns,  $t_r \le 10$ ns.
- B. C<sub>L</sub> includes probe and stray capacitance.

Figure 6-2. Differential Output Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz,  $Z_0 = 50\Omega$ , duty cycle = 50%,  $t_f \le 5$ ns,  $t_r \le 5$ ns.
- B. C<sub>L</sub> includes probe and stray capacitance.
- C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 6-3. Test Circuit and Voltage Waveforms, T<sub>PZH</sub> and T<sub>PHZ</sub>



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz,  $Z_O = 50\Omega$ , duty cycle = 50%,  $t_f \le 5$ ns.
- B. C<sub>L</sub> includes probe and stray capacitance.
- C. To test the active-low enable G, ground  $\overline{G}$  and apply an inverted input waveform to  $\overline{G}$  .

Figure 6-4. Test Circuit and Voltage Waveforms, T<sub>PZL</sub> and T<sub>PLZ</sub>



## 7 Detailed Description

## 7.1 Device Functional Modes

**Table 7-1. Function Table (Each Driver)** 

INPUT <sup>(1)</sup>		ENABLES	0	UTPUTS
Α	G	G	Y	Z
Н	Н	X	Н	L
L	Н	X	L	Н
Н	X	L	Н	L
L	Х	L	L	Н
X	L	Н	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Figure 7-1. Schematics of Inputs and Outputs

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (April 1998) to Revision E (April 2024)	Page
•	Changed the numbering format for tables, figures, and cross-references throughout the document	1
•	Added the Thermal Information table	5
•	Changed Note A in Figure 6-2	<mark>7</mark>

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN75ALS172ADW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS172A	
SN75ALS172ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS172A	Samples
SN75ALS172AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS172AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Apr-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS172ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 6-Apr-2024



## \*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN75ALS172ADWR	SOIC	DW	20	2000	367.0	367.0	45.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Apr-2024

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS172ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75ALS172ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS172AN	N	PDIP	16	25	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated