SCAS128C - MARCH 1990 - REVISED APRIL 1996


- Members of the Texas Instruments
 Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

description

The 'ACT16652 are 16-bit bus transceivers consisting of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ACT16652.

54ACT16652...WD PACAGE 74ACT16652...DL PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



54ACT16652, 74ACT16652 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS128C - MARCH 1990 - REVISED APRIL 1996

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The 74ACT16652 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16652 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16652 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

		INP	UTS			DATA	A 1/0†	ODED ATION OD EUNOTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
L	Н	L	L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Χ	Χ	Input	Input	Store A and B data
Х	Н	1	L	Х	Х	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	X [‡]	Χ	Input	Output	Store A in both registers
L	Х	L	↑	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Χ	X [‡]	Output	Input	Store B in both registers
L	L	Х	X	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	L	Χ	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	L	Χ	Н	Χ	Input	Output	Stored A data to B bus
Н	L	L	L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

SCAS128C - MARCH 1990 - REVISED APRIL 1996





Figure 1. Bus-Management Functions




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



54ACT16652, 74ACT16652 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS128C - MARCH 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)—0	$.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)0	$.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		54	ACT166	52	74.	ACT166	52	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
VIL	Low-level input voltage		Š	0.8			0.8	V
٧ _I	Input voltage	0	PA	VCC	0		VCC	V
Vo	Output voltage	0	7	VCC	0		VCC	V
loh	High-level output current		3	-24			-24	mA
lOL	Low-level output current	20	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS128C - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	RAMETER	TEST CONDITIONS	Vaa	T,	_Δ = 25°C		54ACT	16652	74ACT	16652	UNIT
FAI	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		ΙΟΗ = -50 μΑ	5.5 V	5.4			5.4		5.4		
Voн		I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
		10H = -24 IIIA	5.5 V	4.94			4.8		4.8		
		I _{OH} = -75 mA [†]	5.5 V				3.85	N.	3.85		
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
		ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1	
VOL		10 24 mA	4.5 V			0.36	, C	0.44		0.44	V
		I _{OL} = 24 mA	5.5 V			0.36	20	0.44		0.44	
		I _{OL} = 75 mA [†]	5.5 V				20	1.65		1.65	
П	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1	y	±1		±1	μΑ
loz [‡]	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
ΔICC§		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4						pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	54ACT	16652	74ACT	16652	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	ONIT
fclock	Clock frequency	0	90	0	90	0	90	MHz
t _W	Pulse duration, CLKAB or CLKBA high or low	5.5		5.5		5.5		ns
t _{su}	Setup time, A before CLKAB↑ or B before CLKBA↑	4.5		4.5	, [4.5		ns
t _h	Hold time, A after CLKAB↑ or B after CLKBA↑	1	·	1		1		ns

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

54ACT16652, 74ACT16652 16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS128C - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	то	T,	4 = 25°C	;	54ACT	16652	74ACT	16652	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f _{max}			90			90		90		MHz	
^t PLH	A or B	B or A	3.7	7.2	9.4	3.7	10.5	3.7	10.5	ns	
t _{PHL}	AOIB	BOIA	3	8.1	10.5	3	11.6	3	11.6	ns	
t _{PLH}	CLKBA or CLKAB	A or B	4.5	8.7	11.2	4.5	12.3	4.5	12.3	ns	
^t PHL	CLKBA OF CLKAB	AOIB	4.9	8.9	11.3	4.9	12.3	4.9	12.3	115	
^t PLH	SBA or SAB	A or B	4.9	10.4	14.1	4.9	16	4.9	16	ns	
t _{PHL}	(with A or B high)	AOIB	4.6	8.4	10.6	4.6	11.7	4.6	11.7	115	
^t PLH	SBA or SAB	A or B	3.9	7.8	10	3.9	11.2	3.9	11.2	ns	
t _{PHL}	(with A or B low)	AUIB	5.6	12.3	14.9	5.6	16.9	5.6	16.9	115	
^t PZH	OEBA	А	3	8.1	10.5	3	11.7	3	11.7	ns	
t _{PZL}	OEBA	^	3.9	9.4	12	3.9	13.4	3.9	13.4	115	
^t PHZ	OED4	А	5.3	7.4	8.9	5.3	9.5	5.3	9.5	ns	
tPLZ	OEBA	A	4.8	6.8	8.6	4.8	9.2	4.8	9.2	115	
^t PZH	OEAB	В	4.1	7.7	9.8	4.1	10.8	4.1	10.8	ns	
t _{PZL}	OLAB	Ь	5	9	11	5	12.4	5	12.4	115	
^t PHZ	OEAB	В	4.4	8.1	10.1	4.4	10.5	4.4	10.5	ne	
t _{PLZ}	OLAB	ט	4.3	7.7	9.7	4.3	9.9	4.3	9.9	ns	

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
<u> </u>	Dower discipation canacitance per transcriver	Outputs enabled	C 50 pE	f = 1 MHz	57	
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	C _L = 50 pF,	1 = 1 101112	13	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 16-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
74ACT16652DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16652	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16652DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16652DLR	SSOP	DL	56	1000	367.0	367.0	55.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated