54ACT16657, 74ACT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCAS164A – JANUARY 1991 – REVISED APRIL 1996

- Members of the Texas Instruments Widebus[™] Family
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive (1T/ \overline{R} or 2T/ \overline{R}) input determines the direction of data flow. When 1T/ \overline{R} (or 2T/ \overline{R}) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when 1T/ \overline{R} (or 2T/ \overline{R}) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (1 \overline{OE} or 2 \overline{OE}) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



74AC110	(TOP VI	EW))
			ı _
10E [56] 1T/R
NC [2	55] 10DD/EVEN
1ERR	3	54] 1PARITY
GND [4	53] GND
1A1 🛛	5	52] 1B1
1A2 🛛	6	51] 1B2
V _{CC}	7	50] V _{CC}
1A3 🛛	8	49] 1B3
1A4 🛛	9	48] 1B4
1A5 🛛	10	47] 1B5
GND [11	46] GND
1A6 🛛	12	45] 1B6
1A7 🛛	13	44] 1B7
1A8 🛛	14	43] 1B8
2A1 🛛	15	42] 2B1
2A2 🛛	16	41] 2B2
2A3 🛛	17	40] 2B3
GND [18	39] GND
2A4 🛛	19	38] 2B4
2A5 🛛	20	37] 2B5
2A6 🛛	21	36] 2B6
V _{CC}	22	35] Vcc
2A7 🛛	23	34] 2B7
2A8 [24	33] 2B8
GND	25	32] GND
2ERR	26	31	2PARITY
NC [27	30	20DD/EVEN
20E [28	29] 2T/R

54ACT16657 . . . WD PACKAGE

74ACT16657 ... DL PACKAGE

NC - No internal connection

Copyright © 1996, Texas Instruments Incorporated

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the $1\overline{\text{ERR}}$ (or $2\overline{\text{ERR}}$) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 10DD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then $1\overline{\text{ERR}}$ is low, indicating a parity error.

The 74ACT16657 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.


The 54ACT16657 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16657 is characterized for operation from -40° C to 85° C.

NUMBER OF A OR B		INPU	JTS	INPUT/OUTPUT		OUTPUTS
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE
	L	Н	н	Н	Z	Transmit
	L	Н	L	L	Z	Transmit
02469	L	L	н	н	Н	Receive
0, 2, 4, 6, 8	L	L	н	L	L	Receive
	L	L	L	н	L	Receive
	L	L	L	L	Н	Receive
	L	Н	Н	L	Z	Transmit
	L	Н	L	н	Z	Transmit
1, 3, 5, 7	L	L	Н	н	L	Receive
1, 3, 3, 7	L	L	Н	L	н	Receive
	L	L	L	н	Н	Receive
	L	L	L	L	L	Receive
Don't care	Н	Х	Х	Z	Z	Z

FUNCTION TABLE



logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54ACT16657, 74ACT16657 **16-BIT TRANSCEIVERS** WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

logic diagram, each transceiver (positive logic)





54ACT16657, 74ACT16657 **16-BIT TRANSCEIVERS** WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54ACT16657			74	ACT166	57	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2	4	Ξh	2			V
VIL	Low-level input voltage		ng.	0.8			0.8	V
VI	Input voltage	0	44	VCC	0		VCC	V
Vo	Output voltage	0	C'	VCC	0		VCC	V
ЮН	High-level output current	4	20	-24			-24	mA
IOL	Low-level output current	R)	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



54ACT16657, 74ACT16657 **16-BIT TRANSCEIVERS** WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D 4	RAMETER	TEST CONDITIONS	Vac	Т	Α = 25° Ο	;	54ACT	16657	74ACT	16657	UNIT	
PA	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			4.5 V	4.4			4.4		4.4			
		I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4			
V_{OH} $I_{OH} = -24 \text{ mA}$ $I_{OH} = -75 \text{ mA}^{\dagger}$			4.5 V	3.94			3.8		3.8		V	
		5.5 V	4.94			4.8		4.8				
		I _{OH} = -75 mA [†]	5.5 V				3.85		3.85			
V_{OL} $I_{OL} = 50 \mu\text{A}$		4.5 V			0.1		0.1		0.1			
		$IOL = 50 \mu A$	5.5 V			0.1		0.1		0.1	-	
			4.5 V			0.36		0.44		0.44		
		$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44		0.44		
		I _{OL} = 75 mA [†]	5.5 V				Ś	1.65		1.65		
Ц	A or B ports	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1	201	±1		±1	μA	
loz‡	Control inputs	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5	A.	±5		±5	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8	1	80		80	μA	
∆ICC§		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5						pF	
Co	ERR	$V_{O} = V_{CC}$ or GND	5 V		11						pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	T,	4 = 25°C	;	54ACT	16657	74ACT	16657	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	4.1	7.3	9.6	4.1	10.7	4.1	10.7	ns
^t PHL	AUB	BOIA	3.2	6.8	9.8	3.2	10.6	3.2	10.6	115
^t PLH	А	PARITY	4	8.6	12.9	4	14.3	4	14.3	ns
^t PHL	A	FANITI	4.3	9	13.1	4.3	14.3	4.3	14.3	115
^t PLH	ODD/EVEN	PARITY, ERR	3.7	8.3	12.3	3.7	13.7	3.7	13.7	ns
^t PHL	ODD/EVEN	PARITY, ERR	4.1	8.8	12.8	4.1	2 14.1	4.1	14.1	115
^t PLH	В	ERR	3.9	8.6	13	3.9	14.6	3.9	14.6	ns
^t PHL	В	ERR	4.3	9	13.3	4.3	14.7	4.3	14.7	115
^t PLH	PARITY	ERR	3.8	8.4	12.2	3.8	13.8	3.8	13.8	ns
^t PHL	FARITI	ERR	4.1	8	12.8	4 .1	14.2	4.1	14.2	115
^t PZH	ŌĒ		2.6	6.1	10.1	2.6	11.3	2.6	11.3	ns
^t PZL	UE	A, B, PARITY, or ERR	3.2	7.2	11.7	3.2	13	3.2	13	115
^t PHZ	OE		5.9	8.6	10.5	5.9	11.2	5.9	11.2	ns
^t PLZ	UE	A, B, PARITY, or ERR	5.3	8	9.8	5.3	10.5	5.3	10.5	115



54ACT16657, 74ACT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCAS164A – JANUARY 1991 – REVISED APRIL 1996

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT		
<u> </u>	Dower dissinction conscitance per transcriver	Outputs enabled	$C_1 = 50 \text{pF}$	f = 1 MHz	76	рF
C _{pd}	Power dissipation capacitance per transceiver	Outputs disabled	CL = 50 pr,		35	



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r = 3 ns, t_f = 3 ns.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $2O = 50 \Omega$, t_r = 3 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16657DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16657	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

 TAPE AND REEL INFORMATION

 *All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16657DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
74ACT16657DLR	SSOP	DL	56	1000	367.0	367.0	55.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated