54ACT16861, 74ACT16861 20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS197B - JUNE 1990 - REVISED NOVEMBER 1996

54ACT16861 . . . WD PACKAGE **Members of the Texas Instruments** 74ACT16861 ... DL PACKAGE Widebus[™] Family (TOP VIEW) Inputs Are TTL-Voltage Compatible **3-State Outputs Drive Bus Lines Directly** 10EAB 56 1 1 OEBA 1 Flow-Through Architecture Optimizes 1B1 12 55 1 1A1 **PCB** Layout 1B2 🛛 3 54 1A2 GND 14 Distributed V_{CC} and GND Pin Configuration 53 GND 1B3 5 Minimizes High-Speed Switching Noise 52 1A3 1B4 **1**6 51 1A4 **EPIC[™]** (Enhanced-Performance Implanted V_{CC} []7 50 V_{CC} CMOS) 1-µm Process 1B5 8 49 **1**A5 500-mA Typical Latch-Up Immunity at 1B6 🛛 9 48 **1**A6 125°C 1B7 110 47 0 1A7 • Package Options Include Shrink Plastic 46 🛛 GND GND 11 Small-Outline 300-mil (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center **Pin Spacings** description The 'ACT16861 are noninverting 20-bit transceivers designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The 'ACT16861 can be used as two 10-bit transceivers or one 20-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the output-enable (\overline{OEAB} or \overline{OEBA}) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

1B8 🛛	12	45]1A8
1B9 🛛	13	44]1A9
1B10	14	43	1A10
2B1 🛛	15	42	2A1
2B2 🛛	16	41	2A2
2B3 🛛	17	40	2A3
GND [18	39	GND
2B4 🛛	19	38	2A4
2B5 🛛	20	37	2A5
2B6 🛛	21	36	2A6
vcc	22	35]v _{cc}
2B7 🛛	23	34	2A7
2B8 🛛	24	33	2A8
GND [25	32	GND
2B9 🛛	26	31	2A9
2B10	27	30	2A10
2OEAB	28	29	20EBA

The 74ACT16861 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16861 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16861 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters




Copyright © 1996, Texas Instruments Incorporated

54ACT16861, 74ACT16861 20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996

FUNCTION TABLE

	(each 10-bit section)									
INP	UTS	OPERATION								
OEAB	OEBA	OPERATION								
L	L	Latch A and B (A = B)								
L	Н	A to B								
н	L	B to A								
н	Н	Isolation								


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)–0.5	V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0.5	V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±500 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stg}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54	ACT168	61	74ACT16861		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		ςΝ	2			V
VIL	Low-level input voltage		El a	0.8			0.8	V
VI	Input voltage	0	2	VCC	0		VCC	V
VO	Output voltage	0	C)	VCC	0		VCC	V
ЮН	High-level output current	4	20	-24			-24	mA
IOL	Low-level output current	P.	,	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



54ACT16861, 74ACT16861 **20-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS197B - JUNE 1990 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	N	T,	₄ = 25° α	;	54ACT	16861	74ACT	16861	UNIT	
P/	ARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		10.00 E0.00	4.5 V	4.4			4.4		4.4		1	
		I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4			
VOH			4.5 V	3.94			3.8		3.8		V	
		I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8			
		I _{OH} = -75 mA [†]	5.5 V				3.85		3.85			
		10 50.04	4.5 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	V	
VOL		1	4.5 V			0.36		0.44		0.44		
		I _{OL} = 24 mA	5.5 V			0.36	~	0.44		0.44		
		I _{OL} = 75 mA [†]	5.5 V				20	1.65		1.65		
lj	Control inputs	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1	00	±1		±1	μΑ	
loz‡	A or B ports	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5	4	±5		±5	μA	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μA	
∆I _{CC} §		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		· · · · · · ·	0.9		1		1	mA	
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5						pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		17						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54ACT	16861	74ACT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	3.1	6.5	9.2	3.1	10.4	3.1	10.4	ns
^t PHL	AUIB	BOIA	2.9	7.5	10	2.9	C11.1	2.9	11.1	115
^t PZH		A or B	2.4	6.6	9	2.4	10	2.4	10	ns
^t PZL	OEBA OF OEAB	A OF B	3.7	8.5	11.5	3.7	12.7	3.7	12.7	
^t PHZ		A or B	4.9	7.4	9.8	4.9	10.7	4.9	10.7	ns
^t PLZ	OEBA or OEAB	AUIB	4.5	6.9	9.3	4.5	10	4.5	10	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
	Outputs enabled	C _I = 50 pF,	f = 1 MHz	64	~ ~ ~	
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	CL = 50 pr,		14	рF





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16861DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16861	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16861DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16861DLR	SSOP	DL	56	1000	367.0	367.0	55.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated