SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

- **Members of the Texas Instruments** Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center **Pin Spacings**

### description

The 'ACT16863 are 18-bit noninverting transceivers designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The 'ACT16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB or OEBA) inputs.

**54ACT16863...WD PACKAGE 74ACT16863...DL PACKAGE** (TOP VIEW)

	Г	U		L
10EAB L	1	_	56	1 <mark>OEBA</mark>
1B1 L	2		55	] 1A1
1B2	3		54	] 1A2
GND	4		53	] GND
1B3	5		52	] 1A3
1B4	6		51	] 1A4
v <sub>cc</sub> [	7		50	] v <sub>cc</sub>
1B5 [	8		49	] 1A5
1B6 [	9		48	] 1A6
1B7 [	10		47	] 1A7
GND [	11		46	GND
1B8 [	12		45	] 1A8
1B9 [	13		44	] 1A9
GND [	14		43	GND
GND [	15		42	GND
2B1 [	16		41	] 2A1
2B2 [	17		40	] 2A2
GND [	18		39	GND
2B3 [	19		38	] 2A3
2B4 [	20		37	] 2A4
2B5 [	21		36	] 2A5
v <sub>cc</sub> [	22		35	] v <sub>cc</sub>
2B6	23		34	] 2A6
2B7	24		33	] 2A7
GND [	25		32	GND
2B8 [	26		31	2A8
2B9	27		30	2 <u>A9</u>
2OEAB	28		29	2 <mark>OEBA</mark>

The 74ACT16863 is packaged in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16863 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16863 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each 9-bit section)

INP	UTS					
OEAB	OEBA	OPERATION				
Н	L	B data to A bus				
L	Н	A data to B bus				
Н	Н	Isolation				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




# logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)—C	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±450 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

		54ACT16863			74	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
VIL	Low-level input voltage		Š	0.8			0.8	V
٧ <sub>I</sub>	Input voltage	0	2	VCC	0		VCC	V
Vo	Output voltage	0	7	VCC	0		VCC	V
IOH	High-level output current		2	-24			-24	mA
loL	Low-level output current	20	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

# 54ACT16863, 74ACT16863 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	RAMETER	TEST CONDITIONS	V	Т,	Δ = 25°C		54ACT	16863	74ACT	16863	UNIT	
PAI	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
		ΙΟΗ = -30 μΑ	5.5 V	5.4			5.4		5.4			
V/011		I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		٧	
VOH		10H = -24 IIIA	5.5 V	4.94			4.7		4.8		V	
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
		I <sub>OL</sub> = 50 μA				0.1		0,1		0.1		
. V		ΙΟΣ = 30 μΑ	5.5 V			0.1		0.1		0.1	V	
		I <sub>OI</sub> = 24 mA	4.5 V			0.36	<	0.5		0.44		
VOL		IOL = 24 IIIA	5.5 V			0.36	(0)	0.5		0.44	V	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				$g_{Q_{\ell}}$	1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				) <sub>Y</sub>			1.65		
Ц	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔlCC§		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		17						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			54ACT16863		74ACT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	B or A	4.1	7	9.9	4.1	12.1	4.1	11.1	nc
<sup>t</sup> PHL	AUIB	BULA	3.1	6.4	10.6	3.1	12.5	3.1	11.8	ns
<sup>t</sup> PZH		A or B	3	5.9	9.6	3	11.5	3	10.6	20
<sup>t</sup> PZL	OEBA or OEAB	AUIB	3.9	7.4	12.3	3.9	14.7	3.9	13.6	ns
<sup>t</sup> PHZ	OF DA OF A D	A == D	5.7	8.2	10.6	5.7	12.3	5.7	11.6	no
t <sub>PLZ</sub>	OEBA or OEAB	A or B	5.4	7.7	10	5.4	11.6	5.4	11	ns

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST COI	TYP	UNIT		
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 1 MHz	62	pF



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3$  ns.  $t_f = 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
74ACT16863DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16863	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74ACT16863DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated