

bg24751B

SLUS835A-JULY 2008-REVISED MARCH 2009

# Host-Controlled Multi-Chemistry Battery Charger with Low $\boldsymbol{I}_{\alpha}$ and System Power Selector

### FEATURES

- **NMOS-NMOS Synchronous Buck Converter** with 300 kHz Frequency and >95% Efficiency
- 30-ns Minimum Driver Dead-time and 99.5% Maximum Effective Duty Cycle
- **High-Accuracy Voltage and Current Regulation** 
  - ±0.5% Charge Voltage Accuracy
  - ±3% Charge Current Accuracy
  - ±3% Adapter Current Accuracy
  - ±2% Input Current Sense Amp Accuracy
- Integration
  - Automatic System Power Selection From **AC/DC Adapter or Battery**
  - Internal Loop Compensation
  - **Internal Soft Start** \_
- Safety
  - Programmable Input Overvoltage Protection (OVP)
  - Dynamic Power Management (DPM) with **Status Indicator**
  - Programmable Inrush Adapter Power (ACOP) and Overcurrent (ACOC) Limits
  - Reverse-Conduction Protection Input FET
- Supports Two, Three, or Four Li+ Cells
- 5 24 V AC/DC-Adapter Operating Range
- Analog Inputs with Ratiometric Programming via Resistors or DAC/GPIO Host Control
  - Charge Voltage (4-4.512 V/cell)
  - Charge Current (up to 10 A, with 10-mΩ Sense Resistor)
  - Adapter Current Limit (DPM)
  - Status and Monitoring Outputs
    - AC/DC Adapter Present with Programmable Voltage Threshold
    - Current Drawn from Input Source
- **Battery Learn Cycle Control**
- Supports Any Battery Chemistry: Li+, NiCd, NiMH, Lead Acid, etc.
- Charge Enable
- 28-pin, 5x5-mm QFN package
- Energy Star Low I<sub>a</sub>



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

- < 10 μA Off-State Battery Discharge Current</li>
- < 1.5 mA Off-State Input Quiescent Current


#### APPLICATIONS

- Notebook and Ultra-Mobile Computers
- **Portable Data Capture Terminals** •
- **Portable Printers**
- **Medical Diagnostics Equipment**
- **Battery Bay Chargers**
- **Battery Back-up Systems**

# DESCRIPTION

The bq24751B is a high-efficiency, synchronous battery charger with integrated compensation and system power selector logic, offering low component count for space-constrained multi-chemistry battery charging applications. Ratiometric charge current and voltage programming allows gor high regulation accuracies, and can be either hardwired with resistors or programmed by the system power-management microcontroller using a DAC or GPIOs.

The bq24751B charges two, three, or four series Li+ cells, supporting up to 10 A of charge current, and is available in a 28-pin, 5x5-mm thin QFN package.



# bq24751B

SLUS835A-JULY 2008-REVISED MARCH 2009






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The bq24751B controls external switches to prevent battery discharge back to the input, connect the adapter to the system, and to connect the battery to the system using 6-V gate drives for better system efficiency. For maximum system safety, inrush-power limiting provides instantaneous response to high input voltage multiplied by current. This AC Overpower protection (ACOP) feature limits the input-switch power to the programmed level on the ACOP pin, and latches off if the high-power condition persists to prevent overheating.

The bq24751B features Dynamic Power Management (DPM) and input power limiting. These features reduce battery charge current when the input power limit is reached to avoid overloading the AC adapter when supplying the load and the battery charger simultaneously. A highly-accurate current-sense amplifier enables precise measurement of input current from the AC adapter to monitor the overall system power.




(1) Pull-up rail could be either VREF or other system rail.

(2) SRSET/ACSET could come from either DAC or resistor dividers.

V<sub>IN</sub> = 20 V, V<sub>BAT</sub> = 3-cell Li-Ion, I<sub>charge</sub> = 3 A, I<sub>adapter\_limit</sub> = 4 A

#### Figure 1. Typical System Schematic, Voltage and Current Programmed by DAC





(1) Pull-up rail could be either VREF or other system rail.

(2) SRSET/ACSET could come from either DAC or resistor dividers.

 $V_{IN} = 20 \text{ V}, \text{ V}_{BAT} = 3$ -cell Li-Ion,  $I_{charge} = 3 \text{ A}, I_{adapter\_limit} = 4 \text{ A}$ 

#### Figure 2. Typical System Schematic, Voltage and Current Programmed by Resistor

#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE	ORDERING NUMBER (Tape and Reel)	QUANTITY
ha24754D		bq24751BRHDR	3000
bq24751B	28-PIN 5 x 5 mm QFN	bq24751BRHDT	250

### PACKAGE THERMAL DATA

PACKAGE	$\theta_{JA}$	T <sub>A</sub> = 70°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 70°C
QFN – RHD <sup>(1)(2)</sup>	QFN – RHD <sup>(1)(2)</sup> 39°C/W		0.028 W/°C

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.

bq24751B SLUS835A-JULY 2008-REVISED MARCH 2009

www.ti.com

Texas Instruments

#### Table 1. PIN FUNCTIONS – 28-PIN QFN

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
CHGEN	1	Charge enable active-low logic input. LO enables charge. HI disables charge.			
ACN	2	Adapter current sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from ACN pin to AGND for common-mode filtering.			
ACP	3	Adapter current sense resistor, positive input. A 0.1-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from ACP pin to AGND for common-mode filtering.			
ACDRV	4	AC adapter to system-switch driver output. Connect directly to the gate of the ACFET P-channel power MOSFET and the reverse conduction blocking P-channel power MOSFET. Connect both FETs as common-source. Connect the ACFET drain to the system-load side. The PVCC should be connected to the common-source node to ensure that the driver logic is always active when needed. If needed, an optional capacitor from gate to source of the ACFET is used to slow down the ON and OFF times. The internal gate drive is asymmetrical, allowing a quick turn-off and slower turn-on in addition to the internal break-before-make logic with respect to the BATDRV. The output goes into linear regulation mode when the input sensed current exceeds the ACOC threshold. ACDRV is latched off after ACOP voltage exceeds 2 V, to protect the charging system from an ACFET-overpower condition.			
ACDET	5	Adapter detected voltage set input. Program the adapter detect threshold by connecting a resistor divider from adapter input to ACDET pin to AGND pin. Adapter voltage is detected if ACDET-pin voltage is greater than 2.4 V. The I <sub>ADAPT</sub> current sense amplifier is active when the ACDET pin voltage is greater than 0.6 V.			
ACSET	6	Adapter current set input. The voltage ratio of ACSET voltage versus VDAC voltage programs the input current regulation set-point during Dynamic Power Management (DPM). Program by connecting a resistor divider from VDAC to ACSET to AGND; or by connecting the output of an external DAC to the ACSET pin and connect the DAC supply to the VDAC pin.			
ACOP	7	Input power limit set input. Program the input overpower time constant by placing a ceramic capacitor from ACOP to AGND. The capacitor sets the time that the input current limit, ACOC, can be <u>sustained</u> before exceeding the power-MOSFET power limit. When the ACOP voltage exceeds 2 V, then the ACDRV latches off to protect the charge system from an overpower condition, ACOP. Reset latch by toggling ACDET or PVCC_UVLO.			
OVPSET	8	Set input over voltage protection threshold. Charge is disabled and ACDRV is turned off if adapter input voltage is higher than the OVPSET programmed threshold. Input overvoltage, ACOV, disables charge and ACDRV when OVPSET > 3.1 V. ACOV does not latch. Program the overvoltage protection threshold by connecting a resistor divider from adapter input to OVPSET pin to AGND pin.			
AGND	9	Analog ground. Ground connection for low-current sensitive analog and digital signals. On PCB layout, connect to the analog ground plane, and only connect to PGND through the PowerPad underneath the IC.			
VREF	10	3.3-V regulated voltage output. Place a 0.1-μF ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for ratiometric programming of voltage and current regulation. Do not apply a external voltage source on this pin.			
VDAC	11	Charge voltage set reference input. Connect the VREF or external DAC voltage source to the VDAC pin. Battery voltage, charge current, and input current are programmed as a ratio of the VDAC pin voltage versus the VADJ, SRSET, and ACSET pin voltages, respectively. Place resistor dividers from VDAC to VADJ, SRSET, and ACSET pins to AGND for programming. A DAC could be used by connecting the DAC supply to VDAC and connecting the output to VADJ, SRSET, or ACSET.			
VADJ	12	Charge voltage set input. The voltage ratio of VADJ voltage versus VDAC voltage programs the battery voltage regulation set-point. Program by connecting a resistor divider from VDAC to VADJ, to AGND; or, by connecting the output of an external DAC to VADJ, and connect the DAC supply to VDAC. VADJ connected to REGN programs the default of 4.2 V per cell.			
ACGOOD	13	Valid adapter active-low detect logic open-drain output. Pulled low when Input voltage is above programmed ACDET. Connect a 10-kΩ pullup resistor from ACGOOD to VREF, or to a different pullup-supply rail.			
BATDRV	14	Battery to system switch driver output. Gate drive for the battery to system load BAT PMOS power FET to isolate the system from the battery to prevent current flow from the system to the battery, while allowing a low impedance path from battery to system and while discharging the battery pack to the system load. Connect this pin directly to the gate of the input BAT P-channel power MOSFET. Connect the source of the FET to the system load voltage node. Connect the drain of the FET to the battery pack positive node. An optional capacitor is placed from the gate to the source to slow down the switching times. The internal gate drive is asymmetrical to allow a quick turn-off and slower turn-on, in addition to the internal break-before-make logic with respect to ACDRV.			
IADAPT	15	Adapter current sense amplifier output. IADAPT voltage is 20 times the differential voltage across ACP-ACN. Place a 100-pF or less ceramic decoupling capacitor from IADAPT to AGND.			
SRSET	16	Charge current set input. The voltage ratio of SRSET voltage versus VDAC voltage programs the charge current regulation set-point. Program by connecting a resistor divider from VDAC to SRSET to AGND; or by connecting the output of an external DAC to SRSET pin and connect the DAC supply to VDAC pin.			
BAT	17	Battery voltage remote sense. Directly connect a kelvin sense trace from the battery pack positive terminal to the BAT pin to accurately sense the battery pack voltage. Place a $0.1$ - $\mu$ F capacitor from BAT to AGND close to the IC to filter high-frequency noise.			



#### Table 1. PIN FUNCTIONS - 28-PIN QFN (continued)

PIN		DESCRIPTION	
NAME	NO.	DESCRIPTION	
SRN	18	Charge current sense resistor, negative input. A $0.1-\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional $0.1-\mu$ F ceramic capacitor is placed from SRN pin to AGND for common-mode filtering.	
SRP	19	Charge current sense resistor, positive input. A $0.1-\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A $0.1-\mu$ F ceramic capacitor is placed from SRP pin to AGND for common-mode filtering.	
CELLS	20	2, 3 or 4 cells selection logic input. Logic low programs 3 cell. Logic high programs 4 cell. Floating programs 2 cell.	
LEARN	21	Learn mode logic input control pin — logic high to override system selector when adapter is present, the battery is discharged to recalibrate the battery-pack gas gauge. When adapter is present and LEARN is high, battery charging is disabled, the adapter is disconnected (ACDRV is off), and the battery is connected to system (BATDRV is on). System selector automatically switches to adapter if battery is discharged below LOWBAT (3 V). When adapter is present and LEARN is low, the adapter is connected to system in normal selector logic (ACDRV is on and BATDRV is off), allowing battery charging. If adapter is not present, the battery is always connected to the system (ACDRV is off and BATDRV is on).	
PGND	22	Power ground. Ground connection for high-current power converter node. On PCB layout, connect directly to source of low-side power MOSFET, to ground connection of in put and output capacitors of the charger. Only connect to AGND through the PowerPad underneath the IC.	
LODRV	23	PWM low side driver output. Connect to the gate of the low-side power MOSFET with a short trace.	
REGN	24	PWM low side driver positive 6-V supply output. Connect a 1-μF ceramic capacitor from REGN to PGND, close to the IC. Use for high-side driver bootstrap voltage by connecting a small-signal Schottky diode from REGN to BTST. REGN is disabled when CHGEN is high.	
РН	25	PWM high side driver negative supply. Connect to the phase switching node (junction of the low-side power MOSFET drain, high-side power MOSFET source, and output inductor). Connect the 0.1-µF bootstrap capacitor from from PH to BTST.	
HIDRV	26	PWM high side driver output. Connect to the gate of the high-side power MOSFET with a short trace.	
BTST	27	PWM high side driver positive supply. Connect a $0.1-\mu$ F bootstrap ceramic capacitor from BTST to PH. Connect a small bootstrap Schottky diode from REGN to BTST.	
PVCC	28	IC power positive supply. Connect to the common-source (diode-OR) point: source of high-side P-channel MOSFET and source of reverse-blocking power P-channel MOSFET. Place a $0.1-\mu$ F ceramic capacitor from PVCC to PGND pin close to the IC.	
PowerPad		Exposed pad beneath the IC. AGND and PGND star-connected only at the PowerPad plane. Always solder PowerPad to the board, and have vias on the PowerPad plane connecting to AGND and PGND planes. It also serves as a thermal pad to dissipate the heat.	

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		VALUE	UNIT
	PVCC, ACP, ACN, SRP, SRN, BAT, BATDRV, ACDRV	-0.3 to 30	
	PH	-1 to 30	
Voltage range	REGN, LODRV, VREF, VDAC, VADJ, ACSET, SRSET, ACDET, ACOP, CHGEN, CELLS, STAT, ACGOOD, LEARN, OVPSET	-0.3 to 7	V
	VREF, IADAPT	-0.3 to 3.6	
	BTST, HIDRV with respect to AGND and PGND	-0.3 to 36	
Maximum difference voltage	ACP-ACN, SRP-SRN, AGND-PGND	-0.5 to 0.5	V
Junction temperature range, T <sub>J</sub>		-40 to 155	ာိ
Storage temperature range, T	stg	-55 to 155	C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

SLUS835A-JULY 2008-REVISED MARCH 2009



www.ti.com

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	PH	-1		24	V
	PVCC, ACP, ACN, SRP, SRN, BAT, BATDRV, ACDRV	0		24	V
	REGN, LODRV	0		6.5	V
Voltage range	VDAC, IADAPT	0		3.6	V
	VREF		3.3		V
	ACSET, SRSET, TS, ACDET, ACOP, CHGEN, CELLS, ACGOOD, LEARN, OVPSET	0		5.5	V
	VADJ			6.5	V
	BTST, HIDRV with respect to AGND and PGND	0		30	V
	AGND, PGND	-0.3		0.3	V
Maximum difference ACP-ACN, SRP-SRN voltage		-0.3		0.3	V
Junction temperature range, T <sub>J</sub>		-40		125	°C
Storage temperature range	, T <sub>stg</sub>	-55		150	

# **ELECTRICAL CHARACTERISTICS**

7 V  $\leq$  V<sub>PVCC</sub>  $\leq$  24 V, 0°C < T<sub>J</sub> < 125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	K UNIT
OPERATING CON	IDITIONS				
V <sub>PVCC_OP</sub>	PVCC Input voltage operating range		5	2	4 V
CHARGE VOLTA	GE REGULATION				
V <sub>BAT_REG_RNG</sub>	BAT voltage regulation range	4-4.512 V per cell, times 2,3,4 cells	8	18.04	B V
V <sub>VDAC_OP</sub>	VDAC reference voltage range		2.6	3.	6 V
V <sub>ADJ_OP</sub>	VADJ voltage range		0	REG	V V
		8 V, 8.4 V, 9.024 V	-0.5%	0.59	6
	Charge voltage regulation accuracy	12 V, 12.6 V, 13.536 V	-0.5%	0.59	6
		16 V, 16.8 V, 18.048 V	-0.5%	0.59	6
	Charge voltage regulation set to default to 4.2 V per cell	VADJ connected to REGN, 8.4 V, 12.6 V, 16.8 V	-0.5%	0.59	6
CHARGE CURRE	NT REGULATION	·			÷
V <sub>IREG_CHG</sub>	Charge current regulation differential voltage range	$V_{\text{IREG}_{CHG}} = V_{\text{SRP}} - V_{\text{SRN}}$	0	10	0 mV
V <sub>SRSET_OP</sub>	SRSET voltage range		0	VDA	c v
		$V_{IREG_CHG} = 40-100 \text{ mV}$	-3%	39	6
		$V_{IREG_CHG} = 20 \text{ mV}$	-5%	59	6
	Charge current regulation accuracy	$V_{IREG_CHG} = 5 \text{ mV}$	-25%	259	6
		$V_{IREG_{CHG}} = 1.5 \text{ mV} (V_{BAT} > 4 \text{V})$	-33%	339	6
INPUT CURRENT	REGULATION				
V <sub>IREG_DPM</sub>	Adapter current regulation differential voltage range	$V_{IREG_{DPM}} = V_{ACP} - V_{ACN}$	0	10	0 mV
V <sub>ACSET_OP</sub>	ACSET voltage range		0	VDA	c v
		V <sub>IREG_DPM</sub> = 40–100 mV	-3%	39	6
		V <sub>IREG_DPM</sub> = 20 mV	-5%	59	6
	Input current regulation accuracy	$V_{IREG_{DPM}} = 5 \text{ mV}$	-25%	259	6
		V <sub>IREG_DPM</sub> = 1.5 mV	-33%	339	6
VREF REGULATO	DR	·			
V <sub>VREF_REG</sub>	VREF regulator voltage	V <sub>ACDET</sub> > 0.6 V, 0-30 mA	3.267	3.3 3.33	3 V
IVREF LIM	VREF current limit	V <sub>VREF</sub> = 0 V, V <sub>ACDET</sub> > 0.6 V	35	8	0 mA



# ELECTRICAL CHARACTERISTICS (continued)

 $7 \text{ V} \le \text{V}_{\text{PVCC}} \le 24 \text{ V}, 0^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}, \text{ typical values are at } T_{\text{A}} = 25^{\circ}\text{C}, \text{ with respect to AGND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REGN REGULATO	R					
V <sub>REGN_REG</sub>	REGN regulator voltage	V <sub>ACDET</sub> > 0.6 V, 0-75 mA, PVCC > 10 V	5.6	5.9	6.2	V
REGN_LIM	REGN current limit	$V_{REGN} = 0 V, V_{ACDET} > 0.6 V$	90		135	mA
ADAPTER CURRE	NT SENSE AMPLIFIER					
V <sub>ACP/N_OP</sub>	Input common mode range	Voltage on ACP/ACN	0		24	V
VIADAPT	IADAPT output voltage range		0		2	v
IIADAPT	IADAPT output current		0		1	mA
A <sub>IADAPT</sub>	Current sense amplifier voltage gain	A <sub>IADAPT</sub> = V <sub>IADAPT</sub> / V <sub>IREG_DPM</sub>		20		V/V
		V <sub>IREG_DPM</sub> = 40–100 mV	-2%		2%	
		V <sub>IREG_DPM</sub> = 20 mV	-3%		3%	
	Adapter current sense accuracy	V <sub>IREG_DPM</sub> = 5 mV	-25%		25%	
		V <sub>IREG_DPM</sub> = 1.5 mV	-33%		33%	
IIADAPT_LIM	Output current limit	V <sub>IADAPT</sub> = 0 V	1			mA
CIADAPT_MAX	Maximum output load capacitance	For stability with 0 mA to 1 mA load			100	pF
ACDET COMPARA	TOR					
V <sub>ACDET_CHG</sub>	ACDET adapter-detect rising threshold	Min voltage to enable charging, $V_{\text{ACDET}}$ rising	2.376	2.40	2.424	V
V <sub>ACDET_CHG_HYS</sub>	ACDET falling hysteresis	V <sub>ACDET</sub> falling		40		mV
	ACDET rising deglitch	V <sub>ACDET</sub> rising	518	700	908	ms
	ACDET falling deglitch	V <sub>ACDET</sub> falling	7	9	11	ms
V <sub>ACDET_BIAS</sub>	ACDET enable-bias rising threshold	Min voltage to enable all bias, V <sub>ACDET</sub> rising	0.56	0.62	0.68	V
VACDET_BIAS_HYS	Adapter present falling hysteresis	V <sub>ACDET</sub> falling		20		mV
	ACDET rising deglitch	V <sub>ACDET</sub> rising		10		μs
	ACDET falling deglitch	V <sub>ACDET</sub> falling		10		μs
PVCC / BAT COMF	PARATOR (REVERSE DISCHARGING PRO	TECTION)	1		1	
V <sub>PVCC-BAT</sub> OP	Differential Voltage from PVCC to BAT		-20		24	V
V <sub>PVCC-BAT FALL</sub>	PVCC to BAT falling threshold	V <sub>PVCC</sub> – V <sub>BAT</sub> to turn off ACFET	140	185	240	mV
V <sub>PVCC-BAT_HYS</sub>	PVCC to BAT hysteresis			50		mV
	PVCC to BAT Rising Deglitch	V <sub>PVCC</sub> - V <sub>BAT</sub> > V <sub>PVCC-BAT RISE</sub>	7	9	11	ms
	PVCC to BAT Falling Deglitch	V <sub>PVCC</sub> – V <sub>BAT</sub> < V <sub>PVCC</sub> -BAT FALL		6		μs
INPUT UNDERVOL	TAGE LOCK-OUT COMPARATOR (UVLO)	_				
UVLO	AC Undervoltage rising threshold	Measured on PVCC	3.5	4	4.5	V
UVLO <sub>(HYS)</sub>	AC Undervoltage hysteresis, falling			260		mV
AC LOWVOLTAGE	COMPARATOR (ACLOWV)					
	AC lowvoltage rising threshold			3.6		
V <sub>ACLOWV</sub>	AC lowvoltage falling threshold	Measure on ACP pin		3		V
ACN / BAT COMPA		1	I			
V <sub>ACN-BAT_FALL</sub>	ACN to BAT falling threshold	V <sub>ACN</sub> – V <sub>BAT</sub> to turn on BATDRV	175	285	340	mV
V <sub>ACN-BAT_HYS</sub>	ACN to BAT hysteresis			50		mV
	ACN to BAT rising deglitch	$V_{ACN} - V_{BAT} > V_{ACN-BAT_RISE}$		20		μs
	ACN to BAT falling deglitch	V <sub>ACN</sub> – V <sub>BAT</sub> < V <sub>ACN-BAT_FALL</sub>		6		μs
BAT OVERVOLTA	GE COMPARATOR		I			•
V <sub>OV_RISE</sub>	Overvoltage rising threshold	As percentage of V <sub>BAT_REG</sub>		104%		
V <sub>OV FALL</sub>	Overvoltage falling threshold	As percentage of V <sub>BAT REG</sub>		102%		

SLUS835A-JULY 2008-REVISED MARCH 2009

www.ti.com

**INSTRUMENTS** 

**FEXAS** 

# **ELECTRICAL CHARACTERISTICS (continued)**

 $7 \text{ V} \le \text{V}_{\text{PVCC}} \le 24 \text{ V}, 0^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}, \text{ typical values are at } T_{\text{A}} = 25^{\circ}\text{C}, \text{ with respect to AGND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
BAT SHORT (UND	ERVOLTAGE) COMPARATOR	·				
VBAT_SHORT_FALL	BAT short falling threshold	V <sub>BAT</sub> falling	2.755	2.9	3.045	V/cell
V <sub>BAT_SHORT_HYS</sub>	BAT short hysteresis	V <sub>BAT</sub> rising		250		mV/cell
	BAT short rising deglitch	V <sub>BAT</sub> > V <sub>BAT_SHORT</sub> +V <sub>BAT_SHORT_HYS</sub> Detection delay		1.5	s	s
	BAT short falling deglitch	V <sub>BAT</sub> < V <sub>BAT_SHORT</sub>		1.5		
	BATSHORT EXIT delay to turn on BATFET and turn off ACFET	LEARN=HIGH		600		ms
	BATSHORT ENTRY delay to turn off BATFET and turn on ACFET	LEARN=HIGH		10		μs
CHARGE OVERCU	RRENT COMPARATOR					
V <sub>oc</sub>	Charge overcurrent falling threshold	As percentage of I <sub>REG_CHG</sub>		145%		
OCP Floor	Minimum current Limit (SRP-SRN)			50		mV
	falling threshold	0.1xSRSET/VDAC falling		33.75		mV
OCP Threshold	rising threshold	0.1xSRSET/VDAC rising		42.5		mV
CHARGE UNDERC	URRENT COMPARATOR (SYNCHRONOUS	TO NON-SYNCHRONOUS TRANSITION)				
VISYNSET_FALL	Charge undercurrent falling threshold	Changing from synchronous to non-sysnchronous	9.75	13	16.25	mV
VISYNSET_HYS	Charge undercurrent rising hysteresis			8		mV
	Charge undercurrent, falling-current deglitch			20		
	Charge undercurrent, rising-current deglitch	V <sub>IREG_DPM</sub> < V <sub>ISYNSET</sub>		640		μs
INPUT OVERPOWE	ER COMPARATOR (ACOP)					
V <sub>ACOC</sub>	ACOC Gain for initial ACOC current limit limit (Percentage of programmed VIREG_DPM)	Begins 700 ms after ACDET, Input current limited to this threshold for fault protection		150		% V <sub>IREG_DP</sub>
V <sub>ACOC_CEILING</sub>	Maximum ACOC input current limit (V <sub>ACP</sub> –V <sub>ACN</sub> )max	Internally limited ceiling, V <sub>ACOC MAX</sub> = (V <sub>ACP</sub> -V <sub>ACN</sub> )max		100		mV
	ACOP Latch Blankout Time with ACOC active (begins 700 ms after ACDET)	Begins 700 ms after ACDET (does not allow ACOP latch-off, and no ACOP source current)		2		ms
V <sub>ACOP</sub>	ACOP pin latch-off threshold voltage (See ACOP in <i>Terminal Functions</i> <i>table</i> )		1.95	2	2.05	V
K <sub>ACOP</sub>	Gain for ACOP Source Current when in ACOC	Current source on when in ACOC limit. Function of voltage across power FET $I_{ACOP\_SOURCE} = K_{ACOP} \times (V_{PVCC} - V_{ACP})$		18		μA / V
ACOP_SINK	ACOP Sink Current when not in ACOC ACOP Latch is reset by going below ACDET or UVLO	Current sink on when not in ACOC		5		μΑ
V <sub>ACN-SHORT</sub>	ACN Short protection threshold latching	ACN < 2.4 V, ACDET > 2.4 V		2.4		V
	AGE COMPARATOR (ACOV)					
V <sub>ACOV</sub>	AC Overvoltage rising threshold on OVPSET (See OVPSET in <i>Table 1</i> )	Measured on OVPSET	3.007	3.1	3.193	V
	AC Overvoltage rising deglitch			1.3		
V <sub>ACOV_HYS</sub>	AC Overvoltage falling deglitch			1.3		ms
THERMAL SHUTDO	OWN COMPARATOR	I				
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature Increasing		155		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis, falling			20		°C
	(BATDRV) DRIVER			20		0
	BATFET Turn-off resistance	Veres 5 V			160	Ω
R <sub>DS(off)_BAT</sub>		V <sub>ACN</sub> > 5 V			160	
R <sub>DS(on)_BAT</sub>	BATFET Turn-on resistance	$V_{ACN} > 5 V$			3	kΩ
V <sub>/BATDRV_REG</sub>	BATFET drive voltage	$V_{/BATDRV_REG} = V_{ACN} - V_{BATDRV}$ when $V_{ACN} > 5$ V and BATFET is on		6.5		V
	BATFET Power-up delay	Delay to turn off BATFET after adapter is detected (after $V_{ACDET} > 2.4 V$ )	518	700	908	ms



# **ELECTRICAL CHARACTERISTICS (continued)**

 $7 \text{ V} \le \text{V}_{\text{PVCC}} \le 24 \text{ V}, 0^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}, \text{ typical values are at } T_{\text{A}} = 25^{\circ}\text{C}, \text{ with respect to AGND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC SWITCH (ACE	DRV) DRIVER					
R <sub>DS(off)_AC</sub>	ACFET turn-off resistance	$V_{PVCC} > 5 V$			80	Ω
R <sub>DS(on)_AC</sub>	ACFET turn-on resistance	$V_{PVCC} > 5 V$			2.5	kΩ
V <sub>/ACDRV_REG</sub>	ACFET drive voltage	$V_{\text{/ACDRV}_REG}$ = $V_{\text{PVCC}} - V_{\overline{\text{ACDRV}}}$ when $V_{\text{PVCC}} > 5$ V and ACFET is on		6.5		V
	ACFET Power-up Delay	Delay to turn on ACFET after adapter is detected (after $V_{ACDET} > 2.4 V$ )	518	700	908	ms
AC / BAT MOSFE	T DRIVERS TIMING					
	Driver dead time	Dead time when switching between $\overline{\text{ACDRV}}$ and $\overline{\text{BATDRV}}$		10		μs
PWM HIGH SIDE	DRIVER (HIDRV)					
R <sub>DS(on)_HI</sub>	High side driver turn-on resistance	$V_{BTST} - V_{PH} = 5.5 \text{ V}$ , tested at 100 mA		3	6	Ω
R <sub>DS(off)_HI</sub>	High side driver turn-off resistance	$V_{BTST} - V_{PH} = 5.5 V$ , tested at 100 mA		0.7	1.4	Ω
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	$V_{\text{BTST}} - V_{\text{PH}}$ when low side refresh pulse is requested	4			V
PWM LOW SIDE I	DRIVER (LODRV)					
R <sub>DS(on)_LO</sub>	Low side driver turn-on resistance	REGN = 6 V, tested at 100 mA		3	6	Ω
R <sub>DS(off)_LO</sub>	Low side driver turn-off resistance	REGN = 6 V, tested at 100 mA		0.6	1.2	Ω
PWM DRIVERS T	MING					
	Driver Dead Time — Dead time when switching between LODRV and HIDRV. No load at LODRV and HIDRV		30			ns
PWM OSCILLATO	R					
F <sub>SW</sub>	PWM switching frequency		240	300	360	kHz
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of PVCC		6.6		%PVC
QUIESCENT CUR	RENT					
I <sub>OFF_STATE</sub>	Total off-state quiescent current into pins SRP, SRN, BAT, BTST, PH, PVCC, ACP, ACN	$V_{BAT} = 16.8 \text{ V}, V_{ACDET} < 0.6 \text{ V}, \\ V_{PVCC} > 5 \text{ V}, \text{ T}_{J} = 0 \text{ to } 85^{\circ}\text{C}$		7	10	μA
I <sub>BATQ_CD</sub>	Total quiescent current into pins: SRP, SRN, BAT, BTST, PH	Adapter present, $V_{ACDET}$ > 2.4 V, charge disabled		100	200	μA
I <sub>AC</sub>	Adapter quiescent current	V <sub>PVCC</sub> = 20 V, charge disabled		1	1.5	mA
INTERNAL SOFT	START (8 steps to regulation current)	L			I	
	Soft start steps			8		step
	Soft start step time			1.7		ms
CHARGER SECTI	ION POWER-UP SEQUENCING	11				
	Charge-enable delay after power-up	Delay from when adapter is detected to when the charger is allowed to turn on	518	700	908	ms
LOGIC INPUT PIN	I CHARACTERISTICS (CHGEN, LEARN)					
V <sub>IN_LO</sub>	Input low threshold voltage				0.8	
V <sub>IN_HI</sub>	Input high threshold voltage		2.1			V
I <sub>BIAS</sub>	Input bias current	V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>			1	μA
t <sub>CHGEN</sub> DEGLITCH	Charge enable deglitch time	ACDET > 2.4 V, CHGEN rising		2		ms
	I CHARACTERISTICS (CELLS)					
LOGIC INPUT PIN						
	Input low threshold voltage, 3 cells	CELLS voltage falling edge			0.5	
V <sub>IN_LO</sub>		CELLS voltage falling edge CELLS voltage rising for MIN, CELLS voltage falling for MAX	0.8		0.5 1.8	V
V <sub>IN_LO</sub> V <sub>IN_MID</sub>	Input low threshold voltage, 3 cells	CELLS voltage rising for MIN,	0.8			V
V <sub>IN_LO</sub> V <sub>IN_MID</sub> V <sub>IN_HI</sub>	Input low threshold voltage, 3 cells Input mid threshold voltage, 2 cells	CELLS voltage rising for MIN, CELLS voltage falling for MAX				V µA
V <sub>IN_LO</sub> V <sub>IN_MID</sub> V <sub>IN_HI</sub> I <sub>BIAS_FLOAT</sub>	Input low threshold voltage, 3 cells Input mid threshold voltage, 2 cells Input high threshold voltage, 4 cells Input bias float current for 2-cell selection	CELLS voltage rising for MIN, CELLS voltage falling for MAX CELLS voltage rising V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>	2.5		1.8	
V <sub>IN_LO</sub> V <sub>IN_MID</sub> V <sub>IN_HI</sub> I <sub>BIAS_FLOAT</sub> OPEN-DRAIN LO	Input low threshold voltage, 3 cells Input mid threshold voltage, 2 cells Input high threshold voltage, 4 cells Input bias float current for 2-cell	CELLS voltage rising for MIN, CELLS voltage falling for MAX CELLS voltage rising V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>	2.5		1.8	
V <sub>IN_LO</sub> V <sub>IN_MID</sub> V <sub>IN_HI</sub> I <sub>BIAS_FLOAT</sub>	Input low threshold voltage, 3 cells Input mid threshold voltage, 2 cells Input high threshold voltage, 4 cells Input bias float current for 2-cell selection GIC OUTPUT PIN CHARACTERISTICS (ACG	CELLS voltage rising for MIN, CELLS voltage falling for MAX CELLS voltage rising V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>	2.5	700	1.8	μΑ

TEXAS INSTRUMENTS

www.ti.com

# **TYPICAL CHARACTERISTIC**

# Table of Graphs<sup>(1)</sup>

		Figure
VREF Load and Line Regulation	vs Load Current	Figure 3
REGN Load and Line Regulation	vs Load Current	Figure 4
BAT Voltage	vs VADJ/VDAC Ratio	Figure 5
Charge Current	vs SRSET/VDAC Ratio	Figure 6
Input Current	vs ACSET/VDAC Ratio	Figure 7
BAT Voltage Regulation Accuracy	vs Charge Current	Figure 8
BAT Voltage Regulation Accuracy		Figure 9
Charge Current Regulation Accuracy		Figure 10
Input Current Regulation (DPM) Accuracy		Figure 11
VIADAPT Input Current Sense Amplifier Accuracy		Figure 12
Input Regulation Current (DPM), and Charge Current	vs System Current	Figure 13
Transient System Load (DPM) Response		Figure 14
Charge Current Regulation	vs BAT Voltage	Figure 15
Efficiency	vs Battery Charge Current	Figure 16
Battery Removal (from Constant Current Mode)	Figure 17	
ACDRV and BATDRV Startup	Figure 18	
REF and REGN Startup	Figure 19	
System Selector on Adapter Insertion with 390- $\mu F$ SYS	Figure 20	
System Selector on Adapter Removal with 390- $\mu\text{F}$ SYS	S-to-PGND System Capacitor	Figure 21
System Selector LEARN Turn-On with 390- $\mu$ F SYS-to-	PGND System Capacitor	Figure 22
System Selector LEARN Turn-Off with 390- $\mu$ F SYS-to-	PGND System Capacitor	Figure 23
System selector on Adapter Insertion		Figure 24
Selector Gate Drive Voltages, 700 ms delay after ACDI	ET	Figure 25
Charger on Adapter Removal		Figure 26
Charge Enable / Disable and Current Soft-Start		Figure 27
Nonsynchronous to Synchronous Transition		Figure 28
Synchronous to Nonsynchronous Transition		Figure 29
Near 100% Duty Cycle Bootstrap Recharge Pulse		Figure 30
Battery Shorted Charger Response, Over Current Prote	ection (OCP) and Charge Current Regulation	Figure 31
Continuous Conduction Mode (CCM) Switching Waveford	orms	Figure 32
Discontinuous Conduction Mode (DCM) Switching Waveforms		Figure 33

(1) Test results based on Figure 2 application schematic.  $V_{IN} = 20 V$ ,  $V_{BAT} = 3$ -cell Li-Ion,  $I_{CHG} = 3 A$ ,  $I_{ADAPTER\_LIMIT} = 4 A$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified.



80

1

8000






Figure 7.

































Figure 20.


Figure 19.







#### CHARGE ENABLE / DISABLE AND CURRENT SOFT-START



SYNCHRONOUS TO NONSYNCHRONOUS TRANSITION






Figure 29.




Ch3 Ch4 Ch2 Ch1 2 Addiv 5 Vidiv 10 Vidiv 10 Vidiv

NONSYNCHRONOUS TO SYNCHRONOUS TRANSITION























#### 700 ms ENA\_BIAS 0.6 V ACGOOD 2.4 V ADAPTER DETECTED Delay Rising iΕ ACDET Isrc=K\*V(PVCC-ACP) K=18 µA/V PVCC ENA\_SRC PVCC-6V PVCC-6V PVCC -(+)-ACOP BAT LDO PVCC- BAT ENA\_BIAS PVCC ACOP\_LATCH ENA SNE SYSTEM ACDET ACDRV POWER SELECTOR PVCC UVLO ÷ CHGEN LOGIC C-6V ACN ENA\_BIAS 3.3 V LDO VREF PVCC BATDRV VREFGOOD ACN-6V ACP FBO ACFET\_ON LEARN V(ACP-ACN) IN ER IIN REG COMP ERROR AMPLIFIER BTST ACN CHGEN V(ACN-BAT) + BAT\_OVP LEVEL SHIFTER BAT BAT E HIDRV VBAT REG CHG\_OCP ACOV J ACOP SRP ΡН DC-DC V(ACN-BAT) 3.5 mA CONVERTER PWM LOGIC BAT\_SHORT V(SRP-SRN) ICH\_ER 20 IBAT REG UVLO **PVCC** 6V I DO REGN 20 uA SRN ACLOWV $\downarrow$ 3.5 mA VREFGOOD SYNCH CHGEN REFRESH CHRG\_ON BTST LODRV F V(SRP - SRN) SYNCH 4 V ACSET PGND 13 m\ IC Tj TSHUT 1 155°C SRSET VBATSET BAT BAT\_OVP VBAT REG ACP IBATSET 1 V(IADAPT) 104% X VBAT\_REG + \ 20x ACN IBAT REG VADJ RATIO V(SRP-SRN) IIN\_REG CHG\_OCP PROGRAM 1 145% X IBAT\_REG ACP ACLOWV VDAC 3.0 V ACOV OVPSET 3.1 V († CELLS PVCC UVLO BAT BAT\_SHORT AGND Ŧ 2.9 V/cel bq24751B

### FUNCTIONAL BLOCK DIAGRAM



# DETAILED DESCRIPTION

### **Battery Voltage Regulation**

The bq24751B uses a high-accuracy voltage regulator for charging voltage. Internal default battery voltage setting  $V_{BATT} = 4.2 \text{ V} \times \text{cell}$  count. The regulation voltage is ratiometric with respect to VADC. The ratio of VADJ and VDAC provides extra 12.5% adjust range on  $V_{BATT}$  regulation voltage. By limiting the adjust range to 12.5% of the regulation voltage, the external resistor mismatch error is reduced from ±1% to ±0.1%. Therefore, an overall voltage accuracy as good as 0.5% is maintained, while using 1% mismatched resistors. Ratiometric conversion also allows compatibility with D/As or microcontrollers ( $\mu$ C). The battery voltage is programmed through VADJ and VDAC using Equation 1.

$$V_{BATT} = cell count \times \left| 4 V + \left( 0.512 \times \frac{V_{VADJ}}{V_{VDAC}} \right) \right|$$

(1)

The input voltage range of VDAC is between 2.6 V and 3.6 V. VADJ is set between 0 and VDAC.  $V_{BATT}$  defaults to 4.2 V × cell count when VADJ is connected to REGN.

The CELLS pin is the logic input for selecting the cell count. Connect CELLS to the appropriate voltage level to charge 2,3, or 4 Li+ cells, as shown in Table 2. When charging other cell chemistries, use CELLS to select an output voltage range for the charger.

CELLS	CELL COUNT
Float	2
AGND	3
VREF	4

**Table 2. Cell-Count Selection** 

The per-cell charge-termination voltage is a function of the battery chemistry. Consult the battery manufacturer to determine this voltage.

The BAT pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, or directly on the output capacitor. A  $0.1-\mu$ F ceramic capacitor from BAT to AGND is recommended to be as close to the BAT pin as possible to decouple high-frequency noise.

### **Battery Current Regulation**

The SRSET input sets the maximum charge current. Battery current is sensed by resistor  $R_{SR}$  connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 100 mV. Thus, for a 0.010- $\Omega$  sense resistor, the maximum charging current is 10 A. SRSET is ratiometric with respect to VDAC using Equation 2:

$$I_{CHARGE} = \frac{V_{SRSET}}{V_{VDAC}} \times \frac{0.10}{R_{SR}}$$

(2)

The input voltage range of SRSET is between 0 and  $V_{DAC}$ , up to 3.6 V.

The SRP and SRN pins are used to sense across  $R_{SR}$ , with a default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger sense-resistor value yields a larger sense voltage, and a higher regulation accuracy. However, this is at the expense of a higher conduction loss.

#### Input Adapter Current Regulation

The total input current from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the input current regulator reduces the charging current when the input current exceeds the input current limit set by ACSET. The current capacity of the AC adapter can be lowered, reducing system cost.

Similar to setting battery-regulation current, adapter current is sensed by resistor  $R_{AC}$  connected between ACP and ACN. Its maximum value is set by ACSET, which is ratiometric with respect to VDAC, using Equation 3.



(3)

$$I_{ADAPTER} = \frac{V_{ACSET}}{V_{VDAC}} \times \frac{0.10}{R_{AC}}$$

The input voltage range of ACSET is between 0 and V<sub>DAC</sub>, up to 3.6 V.

The ACP and ACN pins are used to sense  $R_{AC}$  with a default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger sense-resistor value yields a larger sense voltage, and a higher regulation accuracy. However, this is at the expense of a higher conduction loss.

### Adapter Detect and Power Up

An external resistor voltage divider attenuates the adapter voltage to the ACDET pin. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage and lower than the minimum-allowed adapter voltage. The ACDET divider should be placed before the ACFET in order to sense the true adapter input voltage whether the ACFET is on or off. Before the adapter is detected, BATFET stays on and ACFET turns off.

If PVCC is below 4 V, the device is disabled. If ACDET is below 0.6 V but PVCC is above 4 V, part of the bias is enabled, including a crude bandgap reference, ACFET drive and BATFET drive. IADAPT is disabled and pulled down to GND. The total quiescent current is less than 10  $\mu$ A.

When ACDET rises above 0.6 V and PVCC is above 4 V, all the bias circuits are enabled and VREF rises to 3.3 V, and the REGN output rises to 6 V when CHGEN is LOW. IADAPT becomes valid to proportionally reflect the adapter current.

When ACDET keeps rising and passes 2.4 V, a valid AC adapter is present. 700 ms later, the following occurs:

- ACGOOD is pulled high through the external pull-up resistor to the host digital voltage rail;
- ACFET is allowed to turn on and BATFET turns off consequently; (refer to System Power Selector)
- Charging begins if all the conditions are satisfied. (refer to Enable and Disable Charging)

### Enable and Disable Charging

The following conditions must be valid before the charge function is enabled:

- CHGEN is LOW
- PVCC > UVLO
- Adapter is detected
- Adapter voltage is higher than BAT + 185 mV
- Adapter is not over voltage (ACOV)
- 700 ms delay is complete after the adapter is detected plus 10 ms ACOC time
- Thermal Shut (TSHUT) is not valid
- TS is within the temperature qualification window
- VDAC > 2.4 V
- LEARN is low

#### System Power Selector

The bq24751B automatically switches between connecting the adapter or battery power to the system load. By default, the battery is connected to the system during power up or when a valid adapter is not present. When the adapter is detected, the battery is first disconnected from the system, then the adapter is connected. An automatic break-before-make algorithm prevents shoot-through currents when the selector transistors switch.

The  $\overline{\text{ACDRV}}$  signal drives a pair of back-to-back p-channel power MOSFETs (with sources connected together and to PVCC) connected between the adapter and ACP. The FET connected to the adapter prevents reverse discharge from the battery to the adapter when it is turned off. The p-channel FET with the drain connected to the adapter input provides reverse battery discharge protection when off; and also minimizes system power dissipation, with its low R<sub>DS(on)</sub>, compared to a Schottky diode. The other p-channel FET connected to ACP separates the battery from the adapter, and provides both ACOC current limit and ACOP power limit to the system. The BATDRV signal controls a p-channel power MOSFET placed between BAT and the system.

Copyright © 2008–2009, Texas Instruments Incorporated



When the adapter is not detected, the ACDRV output is pulled to PVCC to turn off the ACFET, disconnecting the adapter from system. BATDRV stays at ACN – 6 V to connect the battery to system.

At 700 ms after adapter is detected, the system begins to switch from the battery to the adapter. The ACN voltage must be 285 mV above BAT to enable the switching. The break-before-make logic turns off both ACFET and BATFET for 10 $\mu$ s before ACFET turns on. This isolates the battery from shoot-through current or any large discharging current. The BATDRV output is pulled up to ACN and the ACDRV pin is set to PVCC – 6 V by an internal regulator to turn on the p-channel ACFET, connecting the adapter to the system.

When the adapter is removed, the system waits till ACN drops back to within 285 mV above BAT to switch from the adapter back to the battery. The break-before-make logic ensures a 10- $\mu$ s dead time. The ACDRV output is pulled up to PVCC and the BATDRV pin is set to ACN – 6 V by an internal regulator to turn on the p-channel BATFET, connecting the battery to the system.

Asymmetrical gate drive for the ACDRV and BATDRV drivers provides fast turn-off and slow turn-on of the ACFET and BATFET to help the break-before-make logic and to allow a soft-start at turn-on of either FET. The soft-start time can be further increased, by putting a capacitor from gate to source of the p-channel power MOSFETs.

### Battery Learn Cycles

A battery Learn cycle can be implemented using the LEARN pin. A logic low on LEARN keeps the system power selector logic in its default states dependant on the adapter. If adapter is not detected, then; the ACFET is kept off, and the BATFET is kept on. If the adapter is detected, the BATFET is kept off, and the ACFET is kept on.

When the LEARN pin is at logic high, the system power selector logic is overridden, keeping the ACFET off and the BATFET on when the adapter is present. This is used to allow the battery to discharge in order to calibrate the battery gas gauge over a complete discharge/charge cycle. Charge turns off when LEARN is high. The controller automatically exits the learn cycle when BAT < 2.9 V per cell. BATDRV turns off and ACDRV turns on.

#### Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger is enabled to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly-divided steps up to the programmed charge current. Each step lasts approximately 1 ms, for a typical rise time of 8 ms. No external components are needed for this function.

#### **Converter Operation**

The synchronous-buck PWM converter uses a fixed-frequency (300 kHz) voltage mode with a feed-forward control scheme. A Type-III compensation network allows the use of ceramic capacitors at the output of the converter. The compensation input stage is internally connected between the feedback output (FBO) and the error-amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected for a nominal resonant frequency of 8 kHz–12.5 kHz.

$$f_{o} = \frac{1}{2\pi \sqrt{L_{o}C_{o}}}$$
 where (from Figure 1 schematic)

The resonant frequency,  $f_o$ , is given b  $C_O = C11 + C12$ 

 $L_0 = L1$ 

An internal sawtooth ramp is compared to the internal EAO error-control signal to vary the duty cycle of the converter. The ramp height is one-fifteenth of the input adapter voltage, making it always directly proportional to the input adapter voltage. This cancels out any loop-gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 200 mV in order to allow a 0% duty cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the sawtooth ramp signal in order to operate with a 100% duty-cycle PWM request. Internal gate-drive logic allows a 99.98% duty-cycle while ensuring that



the N-channel upper device always has enough voltage to stay fully on. If the BTST-to-PH voltage falls below 4 V for more than 3 cycles, the high-side N-channel power MOSFET is turned off and the low-side N-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected falling low again due to leakage current discharging the BTST capacitor below 4 V, and the reset pulse is reissued.

The 300-kHz fixed-frequency oscillator tightly controls the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature. This simplifies output-filter design, and keeps it out of the audible noise region. The charge-current sense resistor  $R_{SR}$  should be designed with at least half or more of the total output capacitance placed before the sense resistor, contacting both sense resistor and the output inductor; and the other half, or remaining capacitance placed after the sense resistor. The output capacitance should be divided and placed on both sides of the charge-current sense resistor. A ratio of 50:50 percent gives the best performance; but the node in which the output inductor and sense resistor connect should have a minimum of 50% of the total capacitance. This capacitance provides sufficient filtering to remove the switching noise and give better current-sense accuracy. The Type-III compensation provides phase boost near the cross-over frequency, giving sufficient phase margin.

#### Synchronous and Non-Synchronous Operation

The charger operates in non-synchronous mode when the sensed charge current is below the ISYNSET internal setting value. Otherwise, the charger operates in synchronous mode.

During synchronous mode, the low-side N-channel power MOSFET is on when the high-side N-channel power MOSFET is off. The internal gate-drive logic uses break-before-make switching to prevent shoot-through currents. During the 30-ns dead time where both FETs are off, the back-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn-on keeps the power dissipation low, and allows safe charging at high currents. During synchronous mode, the inductor current always flows, and the device operates in Continuous Conduction Mode (CCM), creating a fixed two-pole system.

During non-synchronous operation, after the high-side n-channel power MOSFET turns off, and after the break-before-make dead-time, the low-side n-channel power MOSFET turns on for approximately 80 ns, then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, when the high-side power MOSFET is turned on again. The 80-ns low-side MOSFET on-time is required to ensure that the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular dc-dc converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from flowing. The inductor current is blocked by the turned-off low-side MOSFET, and the inductor current becomes discontinuous. This mode is called Discontinuous Conduction Mode (DCM).

During the DCM mode, the loop response automatically changes and has a single-pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means that at low currents, the loop response is slower, because there is less sinking current available to discharge the output voltage. At low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80-ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance.

Whenever BTST – PH < 4 V, the 80-ns recharge pulse occurs on LODRV, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (only 80-ns recharge pulse).

In the bq24751B,  $V_{ISYNSET}=I_{SYN}\times R_{SR}$  is internally set to 13mV as the charge-current threshold at which the charger changes from non-synchronous operation to synchronous operation. The low-side driver turns on for only 80 ns to charge the boost capacitor. This is important to prevent negative inductor current, which may cause a boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors. This boost effect can lead to an overvoltage on the PVCC node and potentially damage the system. The inductor ripple current is given by

Texas Instruments

www.ti.com

(4)

$$\frac{I_{RIPPLE\_MAX}}{2} \le I_{SYN} \le I_{RIPPLE\_MAX}$$

and

$$I_{\text{RIPPLE}} = \frac{\left(V_{\text{IN}} - V_{\text{BAT}}\right) \times \frac{V_{\text{BAT}}}{V_{\text{IN}}} \times \frac{1}{f_{s}}}{L} = \frac{V_{\text{IN}} \times (1 - D) \times D \times \frac{1}{f_{s}}}{L}$$

where

V<sub>IN</sub> = adapter voltage

V<sub>BAT</sub> = BAT voltage

 $f_{S =}$  switching frequency

L = output inductor

 $D = V_{BAT}/V_{IN}$ , duty-cycle

 $I_{RIPPLE MAX}$  happens when the duty cycle (D) value is close to 0.5 at given  $V_{IN}$ ,  $f_S$ , and L.

The ISYNSET comparator, or charge undercurrent comparator, compares the voltage between SRP-SRN and the internal threshold. The threshold is set to 13 mV on the falling edge with an 8-mV hysteresis on the rising edge with a 10% variation.

### High Accuracy IADAPT Using Current Sense Amplifier (CSA)

An industry-standard, high-accuracy current sense amplifier (CSA) is used by the host or some discrete logic to monitor the input current through the analog voltage output of the IADAPT pin. The CSA amplifies the sensed input voltage of ACP – ACN by 20x through the IADAPT pin. The IADAPT output is a voltage source 20 times the input differential voltage. When PVCC is above 5 V and ACDET is above 0.6 V, IADAPT no longer stays at ground, but becomes active. If the user wants to lower the voltage, they can use a resistor divider from IOUT to AGND, and still achieve accuracy over temperature as the resistors can be matched according to their thermal coefficients.

A 200-pF capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter is optional, after the 200-pF capacitor, if additional filtering is desired. Note that adding filtering also adds additional response delay.

### Input Overvoltage Protection (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. Once the adapter voltage is above the programmable OVPSET voltage (3.1 V), charge is disabled, the adapter is disconnected from the system by turning off ACDRV, and the battery is connected to the system by turning on BATDRV. ACOV is not latched—normal operation resumes when the OVPSET voltage returns below 3.1 V.

#### Input Undervoltage Lockout (UVLO)

The system must have 5 V minimum of PVCC voltage for proper operation. This PVCC voltage can come from either the input adapter or the battery, using a diode-OR input. When the PVCC voltage is below 5 V, the bias circuits REGN, VREF, and the gate drive bias to ACFET and BATFET stay inactive, even with ACDET above 0.6 V.

### AC Lowvoltage (ACLOWV)

ACLOWV clears the break-before-make protection latch when ACP < 3V in additon to UVLO clearing this latch when PVCC < UVLO. It ensures the BATDRV is off when ACP < 3V, and thus this function allows the ACDRV to turn on the ACFET again when ACP < 3V or PVCC < UVLO.



#### Battery Overvoltage Protection

The converter stops switching when BAT voltage goes above 104% of the regulation voltage. The converter will not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an overvoltage condition, such as when the load is removed or the battery is disconnected. A 10-mA current sink from BAT to PGND is on only during charge, and allows discharging the stored output-inductor energy into the output capacitors.

### Battery Shorted (Battery Undervoltage) Protection

The bq24751B has a BAT SHORT comparator monitoring the output battery voltage (BAT). If the voltage falls below 2.9 V per cell (5.8 V for 2 cells, 8.7 V for 3 cells, 11.6 V for 4 cells), a battery-short status is detected. Below the BAT\_SHORT threshold, the charger reduces the charge current to 1/8th of the programmed charging current ( $0.1 \times SRSET/VDAC$ )/8 = C/8 down to zero volts on BAT pin.. This lower current is used as a pre-charge current for over-discharged battery packs. Above the BAT\_SHORT threshold (plus hysteresis, the charge current resumes at the programmed value ( $0.1 \times SRSET/VDAC$ ).

The BAT\_SHORT comparator also serves as a depleted-battery alarm during a LEARN cycle. If the selector is in a LEARN cycle, and the battery voltage falls bellow the BAT\_SHORT threshold, the selector disconnects the battery from the system and connects the adapter to the system in order to protect the battery pack. If battery voltage increases, and LEARN is still logic high, then the selector disconnects the adapter from the system and reconnects the battery to the system.

#### Charge Overcurrent Protection

The charger has a secondary overcurrent protection feature. It monitors the charge current, and prevents the current from exceeding 145% of regulated charge current. The high-side gate drive turns off when the overcurrent is detected, and automatically resumes when the current falls below the overcurrent threshold.

#### Thermal Shutdown Protection

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As an added level of protection, the charger converter turns off and self-protects when the junction temperature exceeds the TSHUT threshold of 155°C. The charger stays off until the junction temperature falls below 135°C.

#### Adapter Detected Status Register (ACGOOD Pin)

One status output is available, and it requires an external pullup resistor to pull the pin to the system digital rail for a high level.

ACGOOD goes low when ACDET is above 2.4 V and the 700-ms delay time is over. It indicates that the adapter voltage is high enough for normal operation.

#### Input Overpower Protection (ACOP)

The ACOC/ACOP circuit provides a reliable layer of safety protection that can complement other safety measures. ACOC/ACOP helps to protect from input current surge due to various conditions including:

- Adapter insertion and system selector connecting adapter to system where system capacitors need to charge
- Learn mode exit when adapter is reconnected to the system; system load overcurrent surge
- System shorted to ground
- Battery shorted to ground
- Phase shorted to ground
- High-side FET shorted from drain to source (SYSTEM shorted to PH)
- BATFET shorted from drain to source (SYSTEM shorted to BAT)

Several examples of the circuit protecting from these fault conditions are shown below.

For designs using the selector functions, an input overcurrent (ACOC) and input overpower protection function (ACOP) is provided. The threshold is set by an external capacitor from the ACOP pin to AGND. After the adapter

bq24751B

SLUS835A-JULY 2008-REVISED MARCH 2009



(5)

is detected (ACDET pin > 2.4V), there is a 700-ms delay before  $\overline{\text{ACGOOD}}$  is asserted low, and Q3 (BATFET) is turned-off. Then Q1/Q2 (ACFET) are turned on by the ACDRV pin. When Q1/Q2 (ACFET) are turned on, the ACFET allows operation in linear-regulation mode to limit the maximum input current, ACOC, to a safe level. The ACOC current limit is 1.5 times the programmed DPM input current limit set by the ratio of SRSET/VDAC. The maximum allowable current limit is 100 mV across ACP – ACN (10 A for a 10-m $\Omega$  sense resistor).

The first 2 ms after the ACDRV signal begins to turn on, ACOC may limit the current; but the controller is not allowed to latch off in order to allow a reasonable time for the system voltage to rise.

After 2 ms, ACOP is enabled. ACOP allows the ACFET to latch off before the ACFET can be damaged by excessive thermal dissipation. The controller only latches if the ACOP pin voltage exceeds 2 V with respect to AGND. In ACOP, a current source begins to charge the ACOP capacitor when the input current is being limited by ACOC. This current source is proportional to the voltage across the source-drain of the ACFET ( $V_{PVCC-ACP}$ ) by an 18-µA/V ratio. This dependency allows faster capacitor charging if the voltage is larger (more power dissipation). It allows the time to be programmed by the ACOP capacitor selected. If the controller is not limiting current, a fixed 5-µA sink current into the ACOP pin to discharge the ACOP capacitor. This charge and discharge effect depends on whether there is a current-limit condition, and has a memory effect that averages the power over time, protecting the system from potentially hazardous repetitive faults. Whenever the ACOP threshold is exceeded, the charge is disabled and the adapter is disconnected from the system to protect the ACFET and the whole system. If the ACFET is latched off, the BATFET is turned on to connect the battery to the system.

The capacitor provides a predictable time to limit the power dissipation of the ACFET. Since the input current is constant at the ACOC current limit, the designer can calculate the power dissipation on the ACFET.

The ACOC current Limit threshold is equal to Power =  $I_d \cdot V_{sd} = I_{ACOC\_LIM} \cdot V(PVCC - ACP)$ 

The time it takes to charge to 2V can be calculated from


$$\Delta t = \frac{C_{ACOP} \cdot \Delta V_{ACOP}}{i_{ACOP}} = \frac{C_{ACOP} \cdot 2V}{18\mu A/V \cdot V(PVCC - ACP)}$$

An ACOP fault latch off can only be cleared by bringing the ACDET pin voltage below 2.4 V, then above 2.4 V (i.e. remove adapter and reinsert), or by reducing the PVCC voltage below the UVLO threshold and raising it.

#### Conditions for ACOP Latch Off:

702ms after ACDET (adapter detected), and

- a. ACOP voltage > 2V. The ACOP pin charges the ceramic capacitor when in an ACOC current-limit condition. The ACOP pin discharges the capacitor when not in ACOC current-limit.
- b. ACOP protects from a single-pulse ACOC condition depending on duration and source-drain voltage of ACFET. Larger voltage across ACFET creates more power dissipation so latch-off protection occurs faster, by increasing the current source out of ACOP pin.
- c. Memory effect (capacitor charging and discharging) allows protection from repetitive ACOC conditions, depending on duration and frequency. (Figure 35)
- d. In short conditions when the system is shorted to ground (ACN < 2.4 V) after the initial 2-ms ACDET.



A. ACFET overpower protection; initial current limit allows safe soft-start without system voltage droop.

#### Figure 34. ACOC Protection During Adapter Insertion






Figure 35. ACOC Protection and ACOP Latch Off with Memory Effect Example






Figure 36. ACOC / ACOP Circuit Functional Block Diagram

Table 3. Component List for Typical System Circuit	of Figure 1
--	-------------

PART DESIGNATOR	QTY	DESCRIPTION
Q1, Q2, Q3	3	P-channel MOSFET, -30 V, -6 A, SO-8, Vishay-Siliconix, Si4435
Q4, Q5	2	N-channel MOSFET, 30 V, 12.5 A, SO-8, Fairchild, FDS6680A
D1	1	Diode, Dual Schottky, 30 V, 200 mA, SOT23, Fairchild, BAT54C
R <sub>AC</sub> , R <sub>SR</sub>	2	Sense Resistor, 10 mΩ, 1%, 1 W, 2010, Vishay-Dale, WSL2010R0100F
L1	1	Inductor, 8.2 μH, 8.5 A, 24.8 mΩ, Vishay-Dale, IHLP5050CE-01
C1	1	Capacitor, Ceramic, 2.2 µF, 25 V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E225M
C6, C7, C11, C12	4	Capacitor, Ceramic, 10 µF, 35 V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E106M
C4, C10	2	Capacitor, Ceramic, 1 µF, 25 V, 10%, X7R, 2012, TDK, C2012X7R1E105K
C2, C3, C8, C9, C13, C14, C15	7	Capacitor, Ceramic, 0.1 µF, 50 V, 10%, X7R, 0805, Kemet, C0805C104K5RACTU
C5	1	Capacitor, Ceramic, 100 pF, 25 V, 10%, X7R, 0805, Kemet
C16	1	Capacitor, Ceramic, 0.47 µF, 25 V, 10%, X7R, 0805, Kemet
R1	1	Resistor, Chip, 432 kΩ, 1/16 W, 1%, 0402
R2	1	Resistor, Chip, 66.5 kΩ, 1/16 W, 1%, 0402
R3	1	Resistor, Chip, 422 kΩ, 1/16 W, 1%, 0402
R4	1	Resistor, Chip, 71 kΩ, 1/16 W, 5%, 0402
R10	1	Resistor, Chip, 2 Ω, 1 W, 5%, 2010


-



### **APPLICATION INFORMATION**

### **Input Capacitance Calculation**

During the adapter hot plug-in, the ACDRV has not been enabled. The AC switch is off and the simplified equivalent circuit of the input is shown in Figure 37.



### Figure 37. Simplified Equivalent Circuit During Adapter Insertion

The voltage on the charger input side  $V_{\mbox{\scriptsize IN}}$  is given by:

$$V_{IN}(t) = I_{IN}(t) \times R_{C} + V_{Ci}(t) = V_{i}e^{\frac{R_{i}}{2L_{i}}t} \left[\frac{R_{i} - R_{C}}{\omega L_{i}}\sin\omega t + \cos\omega t\right]$$
(6)

in which,

$$R_{t} = R_{i} + R_{C} \omega = \sqrt{\frac{1}{L_{i}C_{i}} - \left(\frac{R_{t}}{2L_{i}}\right)^{2}} I_{IN}(t) = \frac{V_{i}}{\omega L_{i}} e^{\frac{R_{i}}{2L_{i}}t} \sin \omega t$$

$$V_{Ci}(t) = V_{i} - V_{i}e^{\frac{R_{t}}{2L_{i}}t} \left(\frac{R_{t}}{2\omega L_{i}}\sin \omega t + \cos \omega t\right)$$
(7)

The damping conditions is:

$$R_{i} + R_{c} > 2\sqrt{\frac{L_{i}}{C_{i}}}$$
(8)



Figure 38 (a) demonstrates a higher Ci helps dampen the voltage spike. Figure 38 (b) demonstrates the effect of the input stray inductance Li upon the input voltage spike. Figure 38 (c) shows how increased resistance helps to suppress the input voltage spike.




Figure 38. Parametric Study Of The Input Voltage

As shown in Figure 38, minimizing the input stray inductance, increasing the input capacitance, and adding resistance (including using higher ESR capacitors) helps suppress the input voltage spike. However, a user often cannot control input stray inductance and increasing capacitance can increase costs. Therefore, the most efficient and cost-effective approach is to add an external resistor.

TEXAS INSTRUMENTS

www.ti.com

Figure 39 depicts the recommended input filter design. The measured input voltage and current waveforms are shown in Figure 40. The input voltage spike has been well damped by adding a  $2\Omega$  resistor, while keeping the capacitance low.




Figure 39. Recommended Input Filter Design




Figure 40. Adapter DC Side Hot Plug-in Test Waveforms




### **PCB Layout Design Guideline**


- 1. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 2. The control stage and the power stage should be routed separately. At each layer, the signal ground and the power ground are connected only at the power pad.
- 3. The AC current-sense resistor must be connected to ACP (pin 3) and ACN (pin 2) with a Kelvin contact. The area of this loop must be minimized. An additional 0.1μF decoupling capacitor for ACN is required to further reduce noise. The decoupling capacitors for these pins should be placed as close to the IC as possible.
- 4. The charge-current sense resistor must be connected to SRP (pin 19), SRN (pin 18) with a Kelvin contact. The area of this loop must be minimized. An additional 0.1μF decoupling capacitor for SRN is required to further reduce noise. The decoupling capacitors for these pins should be placed as close to the IC as possible.
- 5. Decoupling capacitors for PVCC (pin 28), VREF (pin 10), REGN (pin 24) should be placed underneath the IC (on the bottom layer) with the interconnections to the IC as short as possible.
- 6. Decoupling capacitors for BAT (pin 17), IADAPT (pin 15) must be placed close to the corresponding IC pins with the interconnections to the IC as short as possible.
- 7. Decoupling capacitor CX for the charger input must be placed close to the Q4 drain and Q5 source.

Figure 41 shows the recommended component placement with trace and via locations.

For the QFN information, please refer to the following links: SCBA017 and SLUA271



(a) Top Layer



(b) Bottom Layer

Figure 41. Layout Example

31

bq24751B

SLUS835A-JULY 2008-REVISED MARCH 2009



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24751BRHDR	ACTIVE	VQFN	RHD	28	3000	RoHS & Green		Level-2-260C-1 YEAR	-40 to 125	BQ 24751B	Samples
BQ24751BRHDT	ACTIVE	VQFN	RHD	28	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQ 24751B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM


# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24751BRHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
BQ24751BRHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24751BRHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
BQ24751BRHDT	VQFN	RHD	28	250	210.0	185.0	35.0


# **RHD 28**

# 5 x 5 mm, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4204400/G


# **RHD0028B**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# RHD0028B

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# RHD0028B

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated