





CD54AC273, CD74AC273, CD54ACT273, CD74ACT273

SCHS249C - NOVEMBER 1998 - REVISED MAY 2024

CDx4AC273, CDx4ACT273 Octal D Flip-Flop with Reset

1 Features

Buffered inputs

Texas

INSTRUMENTS

- Typical propagation delay - 6.5ns at V_{CC} = 5V, T_A = 25°C, C_L = 50pF
- SCR-latchup-resistant CMOS process and circuit design
- Speed of Bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5v to 5.5v operation and balanced noise immunity at 30% of the supply
- ±24mA output drive current
 - Fanout to 15 FAST™ ICs
 - _ Drives 50Ω transmission lines

2 Description

The 'AC273 and 'ACT273 devices are octal D-type flip-flops with reset that utilize advanced CMOS logic technology. Information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾		
	DW (SOIC, 20)	12.8 mm x 10.3 mm	12.8 mm x 7.5 mm		
CD74AC273/	DB (SSOP, 20)	7.2 mm x 7.8 mm	7.2 mm x 5.3 mm		
CD74ACT273	N (PDIP, 20)	24.33 mm x 9.4 mm	24.33 mm x 6.35 mm		
	PW (TSSOP, 20)	5.00 mm x 6.4 mm	5.00 mm x 4.4 mm		

(1)For more information, see Section 10.

- (2)The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.








Table of Contents

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 ESD Ratings	4
4.3 Recommended Operating Conditions	
4.4 Thermal Information	4
4.5 Electrical Characteristics	5
4.6 Prerequisite for Switching Function	6
4.7 Switching Characteristics	7
5 Parameter Measurement Information	8
6 Detailed Description	9
6.1 Overview	
6.2 Functional Block Diagram	

6.3 Device Functional Modes	9
7 Application and Implementation	
7.1 Power Supply Recommendations	10
7.2 Layout.	10
8 Device and Documentation Support	11
8.1 Documentation Support (Analog)	11
8.2 Receiving Notification of Documentation Updates.	11
8.3 Support Resources	11
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	11
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	12



3 Pin Configuration and Functions




Figure 3-1. CD54AC273, CD54ACT273 (CDIP) CD74AC273, CD74ACT273 (PDIP, SOIC) Top View

F	PIN		
NO.	NAME	- I/O ⁽¹⁾	DESCRIPTION
!MR	1	I	Master reset, active low
Q0	2	0	Output Q0
D0	3	I	Input D0
D1	4	I	Input D1
Q1	5	0	Output Q1
Q2	6	0	Output Q2
D2	7	I	Input D2
D3	8	I	Input D3
Q3	9	0	Output Q3
GND	10	-	Ground
СР	11	I	Clock, rising edge triggered
Q4	12	0	Output Q4
D4	13	I	Input D4
D5	14	I	Input D5
Q5	15	0	Output Q5
Q6	16	0	Output Q6
D6	17	I	Input D6
D7	18	I	Input D7
Q7	19	0	Output Q7
V _{CC}	20	-	Supply

Pin Functions

(1) I = input, O = output, I/O = input or output, G = ground, P = power.



4 Specifications

4.1 Absolute Maximum Ratings

			MIN	MAX	UNIT
V _{CC}	DC Supply Voltage	-0.5	6	V	
I _{IK}	DC Input Diode Current	$V_{\rm I}$ < -0.5V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5V		±20	mA
I _{OK}	DC Output Diode Current	$V_{\rm O}$ < -0.5V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V		±50	mA
I _O	DC Output Source or Sink Current per Output Pin	$V_{\rm O}$ > -0.5V or $V_{\rm O}$ < $V_{\rm CC}$ + 0.5V		±50	mA
	DC V _{CC} or Ground Current, I_{CC} or I_{GND} (1)		±100	mA
T _{stg}	Storage temperature		-65	150	°C

(1) For up to 4 outputs per device, add ± 25 mA for each additional output.

Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

					MIN	MAX	UNIT
T _A	Temperature Range				-55	125	°C
V _{CC} ⁽¹⁾	Supply Voltage Range	Supply Voltage Range					
	AC Types				1.5	5.5	V
	ACT Types				4.5	5.5	V
V _I , V _O	DC Input or Output Voltage	е			0	V _{CC}	V
dt/dv	Input Rise and Fall Slew R	Rate					
	AC Types	1.5V to	9 3V			50	ns (Max)
	AC Types	3.6V to	5.5V			20	ns (Max)
	ACT Types	4.5V to	5.5V			10	ns (Max)

(1) Unless otherwise specified, all voltages are referenced to ground.

4.4 Thermal Information

THERMAL METRIC ⁽¹⁾		С			
		N (PDIP) DW (SOIC) PW (TSSOP)			
		20 PINS	20 PINS	20 PINS	
θ_{JA}	Thermal Resistance	69	101.2	126.2	°C/W

(1) The package thermal impedance is calculated in accordance with JESD 51.

4 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



4.5 Electrical Characteristics

	DADAMETER	TEST CO	NDITIONS	V ac	25°C		-40°C TO	85 °C	-55°C TO 125°C		
	PARAMETER	V _I (V)	l _O (mA)	V _{cc} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	AC TYPES			-							
				1.5	1.2	-	1.2	-	1.2	-	V
V _{IH}	High Level Input Voltage	-	-	3	2.1	-	2.1	-	2.1	-	V
	voltage			5.5	3.85	-	3.85	-	3.85	-	V
				1.5	-	0.3	-	0.3	-	0.3	V
V _{IL}	Low Level Input Voltage	-	-	3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
			-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
V _{OH}	High Level Output Voltage	$V_{\rm IH}$ or $V_{\rm IL}$	-4	3	2.58	-	2.48	-	2.4	-	V
	voltage		-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (1) (2)	5.5	-	-	3.85	-	-	-	V
			-50 (1) (2)	5.5	-	-	-	-	3.85	-	V
			0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
V _{OL}	Low Level Output Voltage	$V_{\rm IH}$ or $V_{\rm IL}$	12	3	-	0.36	-	0.44	-	0.5	V
	voltage		24	4.5	-	0.36	-	0.44	-	0.5	V
			75 ⁽¹⁾ (2)	5.5	-	-	-	1.65	-	-	V
			50 ⁽¹⁾ (2)	5.5	-	-	-	-	-	1.65	V
I _I	Input Leakage Current	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
I _{CC}	Quiescent Supply Current MSI	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μA
	ACT TYPES			1							
V _{IH}	High Level Input Voltage	-	-	4.5 to 5.5	2	-	2	-	2	-	V
V _{IL}	Low Level Input Voltage	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
V	High Level Output	V _{IH} or V _{IL}	-24	4.5	3.94	-	3.8	-	3.7	-	V
V _{OH}	Voltage	VIH OF VIL	-75 ⁽¹⁾ (2)	5.5	-	-	3.85	-	-	-	V
			-50 ⁽¹⁾ (2)	5.5	-	-	-	-	3.85	-	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
v	Low Level Output		24	4.5	-	0.36	-	0.44	-	0.5	V
V _{OL}	Voltage	V_{IH} or V_{IL}	75 ^{(1) (2)}	5.5	-	-	-	1.65	-	-	V
			50 ⁽¹⁾ (2)	5.5	-	-	-	-	-	1.65	V
I _I	Input Leakage Current	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
I _{CC}	Quiescent Supply Current MSI	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μA

CD54AC273, CD74AC273, CD54ACT273, CD74ACT273 SCHS249C – NOVEMBER 1998 – REVISED MAY 2024



PARAMETER		TEST CO			25°C		-40°C TO 85 °C		-55°C TO 125°C		UNITS
		V _I (V)	l _O (mA)	V _{cc} (V)	MIN	MAX	MIN	MAX	MIN	MAX	01113
ΔI _{CC}	Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	V _{CC} -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50Ω transmission-line-drive capability at 85°C, 75Ω at 125°C.

Input Load Table
UNIT LOAD
0.5
0.57
1

4.6 Prerequisite for Switching Function

PARAMETER	SYMBOL	V 00	-40°C TO	85°C	-55°C TO	125°C	
PARAMETER	SYMBOL	V _{CC} (V)	MIN	MAX	MIN	MAX	UNITS
AC TYPES				I			
		1.5	2	-	2	-	ns
Data to CP Set-Up Time	t _{su}	3.3 (1)	2	-	2	-	ns
		5 ⁽²⁾	2	-	2	-	ns
		1.5	2	-	2	-	ns
Hold Time	t _H	3.3	2	-	2	-	ns
		5	2	-	2	-	ns
		1.5	2	-	2	-	ns
Removal Time, $\overline{\text{MR}}$ to CP	t _{REM}	3.3	2	-	2	-	ns
		5	2	-	2		ns
		1.5	55	-	63	-	ns
MR Pulse Width	t _W	3.3	6.1	-	7	-	ns
		5	4.4	-	5	-	ns
		1.5	55	-	63	-	ns
CP Pulse Width	t _W	3.3	6.1	-	7	-	ns
		5	4.4	-	5	-	ns
		1.5	9	-	8	-	MHz
CP Frequency	f _{MAX}	3.3	81	-	71	-	MHz
		5	114	-	100	-	MHz
ACT TYPES							
Data to CP Set-Up Time	t _{su}	5 ⁽²⁾	2	-	2	-	ns
Hold Time	t _H	5	2	-	2	-	ns
Removal Time MR to CP	t _{REM}	5	2	-	2	-	ns
MR Pulse Width	t _W	5	4.4	-	5	-	ns
CP Pulse Width	t _W	5	5.3	-	6	-	ns
CP Frequency	f _{MAX}	5	97	-	85	-	MHz

(1) 3.3V Min is at 3.6V, Max is at 3V.

(2) 5V Min is at 5.5V, Max is at 4.5V.

Copyright © 2024 Texas Instruments Incorporated



7

4.7 Switching Characteristics

Input t_r , t_f = 3ns, C_L = 50pF (Worst Case)

	DADAMETED	V AA	-40°C	TO 85°C		-55°C	C TO 125°C	;	UNITS
	PARAMETER	V _{CC} (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
AC TYPES									
t _{PLH} , t _{PHL}		1.5	-	-	154	-	-	169	ns
	Propagation Delay, CP to Qn	3.3 ⁽¹⁾	4.9	-	17.2	4.7	-	18.9	ns
		5 ⁽²⁾	3.5	-	12.3	3.4	-	13.5	ns
t _{PLH} , t _{PHL}	t _{PLH} , t _{PHL}	1.5	-	-	154	-	-	169	ns
Propagation Delay, MR to Qn	3.3	4.9	-	17.2	4.7	-	18.9	ns	
		5	3.5	-	12.3	3.4	-	13.5	ns
CI	Input Capacitance	-	-	-	10	-	-	10	pF
C _{PD} ⁽³⁾	Power Dissipation Capacitance	-	-	45	-	-	45	-	pF
	ACT TYPES								
t _{PLH} , t _{PHL}	Propagation Delay, CP to Qn	5 ⁽²⁾	3.5	-	12.3	3.4	-	13.5	ns
t _{PLH} , t _{PHL}	Propagation Delay, MR to Qn	5	3.5	-	12.3	3.4	-	13.5	ns
CI	Input Capacitance	-	-	-	10	-	-	10	pF
C _{PD} q ⁽³⁾	Power Dissipation Capacitance	-	-	45	-	-	45	-	pF

(1) 3.3V Min is at 3.6V, Max is at 3V.

(2) 5V Min is at 5.5V, Max is at 4.5V.

(3) C_{PD} is used to determine the dynamic power consumption per flip-flop.


Note

AC: $P_D = C_{PD} V_{CC}^2 f_i = \sum (C_L V_{CC}^2 f_o)$


ACT: $P_D = C_{PD} V_{CC} {}^2 f_i + \sum (C_L V_{CC} {}^2 f_o) + V_{CC} \Delta I_{CC}$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.




5 Parameter Measurement Information




Propagation Delay Times and Clock Pulse Width



Prerequisite and Propagation Delay Times for Master Reset



Prerequisite for Clock



A. For AC Series Only: When V_{CC} = 1.5V, R_L = 1k Ω .

Propagation Delay Times

	AC	ACT
Input Level	V _{CC}	3V
Input Switching Voltage, V _S	0.5 V _{CC}	1.5V
Output Switching Voltage, V _S	0.5 V _{CC}	0.5 V _{CC}

Copyright © 2024 Texas Instruments Incorporated




9

6 Detailed Description

6.1 Overview

The 'AC273 and 'ACT273 devices are octal D-type flip-flops with reset that utilize advanced CMOS logic technology. Information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Table 6-1. Truth Table

	OUTPUTS		
RESET (MR)	CLOCK CP	DATA Dn	Qn
L	х	х	L
Н	1	Н	Н
Н	1	L	L
Н	L	х	Q0



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 4.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS			TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
CD54AC273	Click here	Click here	Click here	Click here	Click here						
CD74AC273	Click here	Click here	Click here	Click here	Click here						
CD54ACT273	Click here	Click here	Click here	Click here	Click here						
CD74ACT273	Click here	Click here	Click here	Click here	Click here						

Table 8-1. Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (November 1998) to Revision C (May 2024)

- Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Page



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD54AC273F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC273F3A	Samples
CD54ACT273F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT273F3A	Samples
CD74AC273E	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC273E	Samples
CD74AC273M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC273M	Samples
CD74ACT273E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT273E	Samples
CD74ACT273EE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT273E	Samples
CD74ACT273M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT273M	Samples
CD74ACT273M96E4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT273M	Samples
CD74ACT273PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HM273	Samples
CD74ACT273SM96	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT273SM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC273, CD54ACT273, CD74AC273, CD74ACT273 :

- Catalog : CD74AC273, CD74ACT273
- Military : CD54AC273, CD54ACT273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74AC273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74ACT273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CD74ACT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CD74ACT273SM96	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
CD74ACT273SM96	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

1-May-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
CD74AC273M96	SOIC	DW	20	2000	356.0	356.0	45.0			
CD74AC273M96	SOIC	DW	20	2000	367.0	367.0	45.0			
CD74ACT273M96	SOIC	DW	20	2000	356.0	356.0	45.0			
CD74ACT273M96	SOIC	DW	20	2000	367.0	367.0	45.0			
CD74ACT273PWR	TSSOP	PW	20	2000	356.0	356.0	35.0			
CD74ACT273PWR	TSSOP	PW	20	2000	353.0	353.0	32.0			
CD74ACT273SM96	SSOP	DB	20	2000	353.0	353.0	32.0			
CD74ACT273SM96	SSOP	DB	20	2000	356.0	356.0	35.0			

TEXAS INSTRUMENTS

www.ti.com

1-May-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT273EE4	N	PDIP	20	20	506	13.97	11230	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated