



CD54HC534, CD74HC534, CD54HC564, CD74HC564 CD54HCT534, CD74HCT534, CD54HCT564, CD74HCT564

SCHS188E - NOVEMBER 1998 - REVISED OCTOBER 2022

CDx4HC534, CDx4HCT534, CDx4HC564, CDx4HCT564 High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered

1 Features

- **Buffered** inputs
- Common three-state output-enable control
- Three-state outputs
- Bus line driving capability
- Typical propagation delay = 13 ns at V_{CC} = 5 V, $C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C} \text{ (clock to output)}$
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC types
 - 2 V to 6 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5 \text{ V}$
- · HCT types
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility, $V_{IL} = 0.8 \text{ V (max)}, V_{IH} = 2 \text{ V (min)}$
 - CMOS input compatibility, I_I ≤ 1 μA at V_{OL}, V_{OH}


2 Description

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the threestate feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD74HC564M	SOIC (20)	12.80 mm × 7.50 mm
CD74HCT564M	SOIC (20)	12.80 mm × 7.50 mm
CD74HC534E	PDIP (20)	25.40 mm × 6.35 mm
CD74HC564E	PDIP (20)	25.40 mm × 6.35 mm
CD74HCT534E	PDIP (20)	25.40 mm × 6.35 mm
CD74HCT564E	PDIP (20)	25.40 mm × 6.35 mm
CD54HC534F3A	CDIP (20)	26.92 mm × 6.92 mm
CD54HCT534F3A	CDIP (20)	26.92 mm × 6.92 mm
CD54HCT564F3A	CDIP (20)	26.92 mm × 6.92 mm

For all available packages, see the orderable addendum at the end of the data sheet



Functional Diagram




Table of Contents

1 Features1	7.2 Functional Block Diagram10
2 Description1	7.3 Device Functional Modes10
3 Revision History2	8 Power Supply Recommendations11
4 Pin Configuration and Functions3	9 Layout11
5 Specifications4	9.1 Layout Guidelines11
5.1 Absolute Maximum Ratings ⁽¹⁾ 4	10 Device and Documentation Support12
5.2 Recommended Operating Conditions4	10.1 Receiving Notification of Documentation Updates 12
5.3 Thermal Information4	10.2 Support Resources12
5.4 Electrical Characteristics5	10.3 Trademarks12
5.5 Prerequisite for Switching Characteristics6	10.4 Electrostatic Discharge Caution12
5.6 Switching Characteristics7	10.5 Glossary12
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable
7 Detailed Description10	Information12
7.1 Overview	
3 Revision History NOTE: Page numbers for previous revisions may differ f	
Changes from Revision D (January 2022) to Revision	,
• Increased RθJA for packages: DW (58 to 109.1); N (6	69 to 84.6)4
Changes from Revision C (April 2004) to Revision D	(January 2022) Page
• Updated the numbering, formatting, tables, figures, a	nd cross-references throughout the doucment to reflect


modern data sheet standards......1



4 Pin Configuration and Functions



HC/HCT534 J or N package 20-Pin CDIP or PDIP Top View



HC/HCT564 J, N, or DW package 20-Pin CDIP, PDIP, or SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

	-		MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input diode current	For $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I _{OK}	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Drain current, per output	For -0.5 V < V _O < V _{CC} + 0.5 V		±35	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C
	Lead temperature (Soldering 10s) (SOIC - lead	tips only)		300	°C

⁽¹⁾ Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT	
V	Cupply voltage range	HC types	2	6	.,	
V _{CC}	Supply voltage range	HCT types	4.5	5.5	V	
V _I , V _O	Input or output voltage		0	V _{CC}	V	
		2 V		1000		
t _t	Input rise and fall time	4.5 V		500	ns	
		6 V		400		
T _A	Temperature range	·	-55	125	°C	

5.3 Thermal Information

		DW (SOIC)	N (PDIP)	
THERMAL METE	RIC	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	109.1	84.6	°C/W
R _{θJC (top)}	Junction-to-case (top) thermal resistance	76	72.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	51.5	55.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	77.1	65.2	°C/W
R _{0JC (bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



5.4 Electrical Characteristics

	DADAMETED	TEST	V 00	25℃			–40℃ to 85℃		–55℃ to 125℃		UNIT	
	PARAMETER	CONDITIONS(2)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
НС ТҮР	PES									-		
			2	1.5			1.5		1.5			
V_{IH}	High level input voltage		4.5	3.15			3.15		3.15		V	
	voltago		6	4.2			4.2		4.2			
			2			0.5		0.5		0.5		
V_{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V	
	vollago		6			1.8		1.8		1.8		
	Llink lavel systems	I _{OH} = -20 μA	2	1.9			1.9		1.9			
	High level output voltage	I _{OH} = -20 μA	4.5	4.4			4.4		4.4			
V_{OH}	voltage	I _{OH} = -20 μA	6	5.9			5.9		5.9		V	
	High level output	I _{OH} = -6 mA	4.5	3.98			3.84		3.7			
	voltage	I _{OH} = -7.8 mA	6	5.48			5.34		5.2			
	I am land a stant	I _{OL} = 20 μA	2			0.1		0.1		0.1		
	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1		
V_{OL}	voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	V	
	Low level output	I _{OL} = 6 mA	4.5			0.26		0.33		0.4		
	voltage	I _{OL} = 7.8 mA	6			0.26		0.33		0.4		
I _I	Input leakage current	V _I = V _{CC} or GND	6			±0.1		±1		±1	μA	
I _{CC}	Supply current	V _I = V _{CC} or GND	6			8		80		160	μA	
l _{oz}	Three-state leakage current	V _O = V _{CC} or GND	6			±0.5		±5.0		±10	μA	
HCT TY	PES											
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V	
V _{IL}	Low level input voltage		4.5 to 5.5			0.8		0.8	,	0.8	V	
\	High level output voltage	V _{OH} = -20 μA	4.5	4.4			4.4		4.4			
V _{OH}	High level output voltage	V _{OH} = -6 mA	4.5	3.98			3.84		3.7		V	
N/	Low level output voltage	V _{OL} = 20 μA	4.5			0.1		0.1		0.1	~	
V _{OL}	Low level output voltage	V _{OL} = 6 mA	4.5			0.26		0.33		0.4	V	
l _l	Input leakage current	V _I = V _{CC} and GND	5.5			±0.1		±1		±1	μA	
I _{cc}	Supply current	V _I = V _{CC} and GND	5.5			8		80		160	μΑ	
l _{oz}	Three-state leakage current	V _O = V _{CC} or GND	5.5			±0.5		±5.0		±10	μA	



5.4 Electrical Characteristics (continued)

В	ARAMETER	TEST	TEST V (A)		25℃		–40°C to 85°C		–55℃ to 125℃		UNIT
F.	ANAMETEN	CONDITIONS ⁽²⁾	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
		D0 - D7 inputs held at V _{CC} –2.1	4.5 to 5.5		100	54		67.5		73.5	
ΔI _{CC} (1)	Additional supply current per input pin	CP input held at V _{CC} –2.1	4.5 to 5.5		100	108		135		147	μΑ
		OE input held at V _{CC} −2.1	4.5 to 5.5		100	198		247.5		269.5	

- (1) For dual-supply systems theoretical worst case ($V_I = 2.4 \text{ V}$, $V_{CC} = 5.5 \text{ V}$) specification is 1.8 mA.
- (2) $V_I = V_{IH}$ or V_{IL} .

5.5 Prerequisite for Switching Characteristics

	PARAMETER	V 00		25℃		-40 °	°C to 85°	С	-55°	C to 125°	c	UNIT
	PARAMETER	V _{CC} (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
HC TY	PES											
		2	6			5			4			
f _{MAX}	Maximum clock frequency	4.5	30			25			20			MHz
		6	35			29			23			
		2	80			100			120			
t _W	Clock pulse width	4.5	16			20			24			ns
		6	14	-		17			20			
		2	60			75			90			
t _{SU}	Setup time data to clock	4.5	12			15			18			ns
		6	10			13			15			
		2	5			5			5			
t _H	Hold time data to clock	4.5	5	-		5			5			ns
		6	5			5			5			
нст т	YPES				•							
f _{MAX}	Maximum clock frequency	4.5	25			20			16			MHz
t _W	Clock pulse width	4.5	20			25			30			ns
t _{SU}	Setup time data to clock	4.5	20	-		25			30			ns
t _H	Hold time Data to clock (534)	4.5	5			5			5			ns
t _H	Hold time Data to clock (564)	4.5	3			3			3			ns



5.6 Switching Characteristics

 $C_1 = 50 \text{ pF}$, Input t_r , $t_f = 6 \text{ ns}$

	DADAMETED	V 00		25℃		–40℃ to 85℃	–55℃ to 125℃	UNIT	
	PARAMETER	V _{CC} (V)	MIN	TYP	MAX	MIN MAX	MIN MAX	UNII	
НС ТҮРЕ	s				<u>'</u>				
		2			165	205	250		
t _{PLH} , t _{PHL}	Propagation delay clock to output	4.5		13 ⁽³⁾	33	41	50	ns	
		6			28	35	43		
		2			150	190	225		
t _{PL} , t _{PHZ}	Output disable to Q (534)	4.5		12 ⁽³⁾	30	38	45	ns	
		6			26	33	38		
		2			135	170	205		
t _{PLZ} , t _{PHZ}	Output disable to Q (564)	4.5		12 ⁽³⁾	27	34	41	ns	
		6			23	29	35		
		2			150	190	225		
t _{PZL} , t _{PZH}	Output enable to Q	4.5		12 ⁽³⁾	30	38	45	ns	
		6			26	33	38		
f _{MAX}	Maximum clock frequency	5		60 ⁽⁴⁾				MHz	
		2			60	75	90	ns	
t _{THL} , t _{TLH}	Output transition time	4.5			12	15	18		
		6			10	13	15		
Cı	Input capacitance		10		10	10	10	pF	
Co	Three-state output capacitance		20		20	20	20	pF	
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)	5		32				pF	
HCT TYP	ES								
t _{PHL} , t _{PLH}	Propagation delay clock to output	4.5		14 ⁽³⁾	35	44	53	ns	
t _{PLZ} , t _{PHZ}	Output disable to Q	4.5		12 ⁽³⁾	30	38	45	ns	
t _{PHL} , t _{PZH}	Output enable to Q	4.5		14 ⁽³⁾	35	44	53	ns	
f _{MAX}	Maximum clock frequency	5		50 ⁽⁴⁾				MHz	
t _{TLH} , t _{THL}	Output transition time	4.5			12	15	18	ns	
Cı	Input capacitance		10		10	10	10	pF	
Co	Three-state output capacitance		20		20	20	20	pF	
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)	5		36				pF	

 ⁽¹⁾ C_{PD} is used to determine the dynamic power consumption, per package.
 (2) P_D = C_{PD} V_{CC} ² f_i + Σ C_L V_{CC} ² f_O where f_i = input frequency, f_O = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.
 (3) C_L = 15 pF and V_{CC} = 5 V.


⁽⁴⁾ $C_L = 15 \text{ pF}.$

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_t < 6 \text{ ns}$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs




(1) C_L includes probe and test-fixture capacitance.

Figure 6-2. Load Circuit for Push-Pull Outputs




(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-3. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs




- (1) S1 = CLOSED; S2 = OPEN.
- (2) S1 = OPEN; s2 = CLOSED.
- (3) t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- (4) t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 6-4. Voltage Waveforms, Standard CMOS Inputs Propagation Delays




(1) The greater between t_r and t_f is the same as t_t.

Figure 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}. Figure 6-6. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



- (1) t_{PLZ} and t_{PHZ} are the same as $t_{\text{dis}}.$
- (2) t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays

7 Detailed Description


7.1 Overview

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the three-state feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input. When a high logic level is applied to the OUTPUT ENABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The HCT logic family is speed, function, and pin compatible with the standard LS logic family.

7.2 Functional Block Diagram



7.3 Device Functional Modes

Table 7-1. Truth Table⁽¹⁾

	INPUTS							
ŌĒ	СР	Dn	Qn					
L	1	Н	L					
L	↑	L	Н					
L	L	Х	No change					
Н	Х	Х	Z					

(1) H = high level (steady state), L = low level (steady state), X= don't care, ↑ = transition from low to high level, Z = High impedance state



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

5-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8681401RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681401RA CD54HC534F3A	Samples
5962-8681501RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681501RA CD54HC564F3A	Samples
5962-8984901RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984901RA CD54HCT534F3A	Samples
CD54HC534F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681401RA CD54HC534F3A	Samples
CD54HC564F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681501RA CD54HC564F3A	Samples
CD54HCT534F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984901RA CD54HCT534F3A	Samples
CD54HCT564F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT564F3A	Samples
CD74HC534E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC534E	Samples
CD74HC564E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC564E	Samples
CD74HC564M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M	Samples
CD74HC564M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M	Samples
CD74HCT534E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT534E	Samples
CD74HCT564E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT564E	Samples
CD74HCT564M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT564M	Samples
CD74HCT564MG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT564M	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

www.ti.com 5-Mar-2024

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC534, CD54HC564, CD54HCT534, CD54HCT564, CD74HC534, CD74HC564, CD74HC534, CD74HC564, CD7

- Catalog: CD74HC534, CD74HC564, CD74HCT534, CD74HCT564
- Military: CD54HC534, CD54HC564, CD54HCT534, CD54HCT564

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC564M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HC564M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC564M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HC564M96	SOIC	DW	20	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC534E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC564E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC564M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT534E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT564E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT564M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT564MG4	DW	SOIC	20	25	507	12.83	5080	6.6

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated