DGG PACKAGE (TOP VIEW)

 V_{CC}

€ND []

AGND 14

GND 15

2G II 16

V_{CC} **∐**17

2Y0 118

2Y1 **∏**19

GND | 20

GND []21

2Y2 22

2Y3 **1**23

V_{CC} **□**24

13

SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

48 🛮 V_{CC}

47∐ 4Y0

46 🛮 4Y1

43 ¶ 4Y2

42 | 4Y3

41 V_{CC} 40 4G

39 GND

38 AV_{CC}

37 FBIN

36 ∏ AGND

35 FBOUT

34 ∏ GND

33 ∏ 3G

32 V_{CC}

31 3Y0

30**∏** 3Y1

29 GND

28 ∏ GND

26 ¶ 3Y3


25 🛮 V_{CC}

27 3Y2

45

🛮 GND

∏ GND 44



- **Phase-Lock Loop Clock Distribution for** Synchronous DRAM Applications
- **Distributes One Clock Input to Four Banks** of Four Outputs
- **Separate Output Enable for Each Output** Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- **On-Chip Series-Damping Resistors**
- No External RC Network Required
- Operates at 3.3-V V_{CC}
- Packaged in Plastic 48-Pin Thin Shrink **Small-Outline Package**

description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V V_{CC} and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

logic-low state.

Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AV $_{
m CC}$ to ground.

The CDC2516 is characterized for operation from 0°C to 70°C.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

STRUMENTS

Copyright @ 2004, Texas Instruments Incorporated

Four banks of four outputs provide 16 low-skew. low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the

1


FUNCTION TAI	

		INPUTS				(ОИТРИТ	s	
1G	2G	3G	4G	CLK	1Y (0:3)	2Y (0:3)	3Y (0:3)	4Y (0:3)	FBOUT
Х	Χ	Χ	Χ	L	L	L	L	5	L
L	L	L	L	Н	L	L	L		∠ H
L	L	L	Н	Н	L	L	L	H	Н
L	L	Н	L	Н	L	L	Н		Н
L	L	Н	Н	Н	L	L	H.C	H	Н
L	Н	L	L	Н	L	Н	Li		' H
L	Н	L	Н	Н	L	Н	L	H	Н
L	Н	Н	L	Н	L	Н	Ħ	L	Н
L	Н	Н	Н	Н	L	H 🥞	H	Н	Н
Н	L	L	L	Н	Н	4//	L	L	Н
Н	L	L	Н	Н	Н	1	7	Н	Н
Н	L	Н	L	Н	Н		H	L	Н
Н	L	Н	Н	Н	Н 4	Qr ,	H	Н	Н
Н	Н	L	L	Н	Н	Н	L	L	Н
Н	Н	L	Н	Н	H	47	L	Н	Н
Н	Н	Н	L	Н	Н	Н	Н	L	Н
Н	Н	Н	Н	Н	Ŧ	C _B	Н	Н	Н

AVAILABLE OPTIONS

	PACKAGE
TA	SMALL OUTLINE (DGG)
0°C to 70°C	CDC2516DGGR





Terminal Functions

TERMINAL NAME NO.			
NAME	NO.	TYPE	DESCRIPTION
CLK	12	I	Clock input. CLK provides the clock signal to be distributed by the CDC2516 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	37	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	9	1	Output bank enable. 1G is the output enable for outputs 1Y(0:3). When 1G is low, outputs 1Y(0:3) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:3) are enabled and switch at the same frequency as CLK.
2G	16	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic-low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
3G	33	1	Output bank enable. 3G is the output enable for outputs 3Y(0:3). When 3G is low, outputs 3Y(0:3) are disabled to a logic-low state. When 3G is high, all outputs 3Y(0:3) are enabled and switch at the same frequency as CLK.
4G	40	I	Output bank enable. 4G is the output enable for outputs 4Y(0:3). When 4G is low, outputs 4Y(0:3) are disabled to a logic-low state. When 4G is high, all outputs 4Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	35	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y(0:3)	2, 3, 6, 7	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 1Y(0:3) are enabled via 1G. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated 25- Ω series-damping resistor.
2Y(0:3)	18, 19, 22, 23	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 2Y(0:3) are enabled via 2G. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series damping resistor.
3Y(0:3)	31, 30, 27, 26	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 3Y(0:3) are enabled via 3G. These outputs can be disabled to a logic-low state by deasserting the 3G control input. Each output has an integrated 25- Ω series-damping resistor.
4Y(0:3)	47, 46, 43, 42	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 4Y(0:3) are enabled via 4G. These outputs can be disabled to a logic-low state by deasserting the 4G control input. Each output has an integrated 25- Ω series-damping resistor.
AVCC	11, 38	Power	Analog power supply. AV_{CC} provides the power reference for the analog circuitry. In addition, AV_{CC} can be used to bypass the PLL for test purposes. When AV_{CC} is strapped to ground, the PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	13, 14, 36	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	1, 8, 17, 24, 25, 32, 41, 48	Power	Power supply
GND	4, 5, 10, 15, 20, 21, 28, 29, 34, 39, 44, 45	Ground	Ground



SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V _O (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	
Continuous current through each V _{CC} or GND	4 ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	0.85 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage	29	3	3.6	V
VIH	High-level input voltage	44	2		V
VIL	Low-level input voltage	95		0.8	V
VI	Input voltage	20	0	VCC	V
IOH	High-level output current	472		-12	mA
l _{OL}	Low-level output current	5 6		12	mA
TA	Operating free-air temperature	2.0	0	70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP‡ MAX	UNIT
VIK	I _I = -18 mA	3 V		-1.2	V
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		
Voн	I _{OH} = -12 mA	3 V	2.1		V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4		
	I _{OL} = 100 μA	MIN to MAX		0.2	
VOL	I _{OL} = 12 mA	3 V		0.8	V
	I _{OL} = 6 mA	3 V		0.55	
lį	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
ICC§	$V_I = V_{CC}$ or GND $I_O = 0$, Outputs: low or high	3.6 V		20	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3.3 V to 3.6 V		500	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V		4	pF
Co	$V_O = V_{CC}$ or GND	3.3 V	·	6	pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] For ICC of AVCC, see Figure 5. For dynamic digital ICC, see Figure 6.



SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclock	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time†		1	ms

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30$ pF (see Note 5 and Figures 1 and 2)[‡]

PARAMETER	FROM	TO ±0.165 V ±0				V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	
^t phase error reference (see Figure 3)	66 MHz < CLKIN↑ < 100 MHz	FBIN↑	A N E			-0.70.18		ns
^t phase error, – jitter, (see Note 6)	CLKIN↑ = 100 MHz	FBIN↑	360	50		-170		ps
t _{sk(o)} §	Any Y or FBOUT	Any Y or FBOUT					200	ps
Jitter _(pk-pk)	F(CLKIN > 66 MHz)	Any Y or FBOUT	S		-100		100	ps
Dutumala	F(CLKIN ≤ 66 MHz)	Any Y or FBOUT	Ь		45%		55%	
Duty cycle	F(CLKIN > 66 MHz)	Any Y or FBOUT			43%		55%	
t _r		Any Y or FBOUT	1.3	1.9	0.7		2.1	ns
t _f		Any Y or FBOUT	1.7	2.5	1.2		2.5	ns

[‡]These parameters are not production tested.




[§] The $t_{SK(O)}$ specification is only valid for equal loading of all outputs,

NOTES: 5. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

^{6.} Phase error does not include jitter. The total phase error is – 460 ps to 150 ps for the 5% V_{CC} range.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics? PRR \leq 100 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 1.2 ns, $t_f \leq$ 1.2 ns. C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 2. Phase Error and Skew Calculations



TYPICAL CHARACTERISTICS







www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CDC2516DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDC2516	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC2516DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC2516DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated