



SLAS353 - DECEMBER 2001

# 16-BIT, SINGLE CHANNEL, PARALLEL INPUT DIGITAL-TO-ANALOG CONVERTER WITH RAIL-TO-RAIL VOLTAGE OUTPUT

#### **FEATURES**

- Micropower Operation: 250 μA at 5 V AV<sub>DD</sub>
- Power-On Reset to Min-Scale
- 16-Bit Monotonic
- Settling Time: 10 μs to ±0.003% FSR
- 16-Bit Parallel Interface
- On-Chip Output Buffer Amplifier With Rail-to-Rail Operation
- Hardware Reset to Min-Scale or Mid-Scale
- Double-Buffered Architecture
- Asynchronous LDAC Control
- Data Readback Support
- 1.8 V Compatible Digital Interface:
  - DV<sub>DD</sub> = 1.8 V-5.5 V
- Wide Analog Supply Range:
  - $AV_{DD} = 2.7 V 5.5 V$
- 32-Lead 5 mm × 5 mm TQFP Package

#### **APPLICATIONS**

- Process Control
- Data Acquisition Systems
- Closed-Loop Servo Control
- PC Peripherals
- Portable Instrumentation


#### DESCRIPTION

The DAC8541 is a low-power, single channel, 16-bit, voltage output DAC. Its on-chip precision output amplifier allows rail-to-rail voltage swing to be achieved at the output. The DAC8541 utilizes a 16-bit parallel interface and features additional powerdown function pins as well as hardware-enabled, asynchronous DAC updating and reset capability.

The DAC8541 requires an external reference voltage to set the output range of the DAC. The device incorporates a power-on-reset circuit that ensures that the DAC output powers up at min-scale and remains there until a valid write takes place to the device. In addition, the DAC8541 contains a power-down feature, accessed via two hardware pins, that when enabled reduces the current consumption of the device to 200 nA at 5 V.

The low power consumption of this device in normal operation makes it ideally suited for use in portable battery operated equipment applications. The power consumption is 1.2 mW at AV<sub>DD</sub> = 5 V reducing to 1  $\mu$ W in power-down mode.

The DAC8541 is available in a 32-lead TQFP package with an operating temperature range of -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLAS353 - DECEMBER 2001



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

#### **AVAILABLE OPTIONS**

	PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	TA	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	
	DAC0544	22 TOED	DDC	4000 +- 0500	EAAV	DAC8541Y/250	Tong and Deal	
ı	DAC8541	32-TQFP	PBS	-40°C to 85°C	E41Y	DAC8541Y/2K	Tape and Reel	

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

AV <sub>DD</sub> to AGND	0.3 V to 6 V
DV <sub>DD</sub> to DGND	
Digital input voltage to DGND	0.3 V to DV <sub>DD</sub> + 0.3 V
V <sub>OUT</sub> to AGND	0.3 V to AV <sub>DD</sub> + 0.3 V
Operating temperature range	–40°C to 85°C
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C
Junction temperature, T <sub>J</sub> max	

# electrical characteristics, DV<sub>DD</sub> = 1.8 V to 5.5 V; AV<sub>DD</sub> = 2.7 V to 5.5 V; R<sub>L</sub> = 2 k $\Omega$ to AGND; C<sub>L</sub> = 200 pF to AGND; all specifications –40°C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
STATIC PERFORMANCE (see Note 1)				
Resolution		16		Bits
Relative accuracy			±0.098	%FSR
Differential nonlinearity	16-Bit monotonic		±1	LSB
Zero code error	All zeroes loaded to DAC register		5 20	mV
Full-scale error	All ones loaded to DAC register	-0.	15 –0.8	%FSR
Gain error			±0.8	%FSR
Zero code error drift		±	20	μV/°C
Gain temperature coefficient		:	±5	ppm of FSR/°C
<b>OUTPUT CHARACTERISTICS (see Not</b>	e 2)	•		
Output voltage range		2×V <sub>REF</sub> L	V <sub>REF</sub> H	V
Output voltage settling time (full scale)	$R_L = 2 \text{ k}\Omega; 0 \text{ pF} < C_L < 200 \text{ pF}$		8 10	
Output voltage settling time (rull scale)	$R_L = 2 \text{ k}\Omega; C_L = 500 \text{ pF}$		12	μs
Slew rate			1	V/μs
Capacitive load stability	R <sub>L</sub> = ∞	4	70	pF
Capacitive load stability	$R_L = 2 k\Omega$	10	00	ρг
Digital-to-analog glitch impulse	1 LSB change around major carry (see Note 3)		20	nV-s
Digital feedthrough		C	.5	nV-s
DC output impedance			1	Ω
Short circuit current	$AV_{DD} = 5 V$		50	mA
Short circuit current	$AV_{DD} = 3 V$		20	IIIA
·	Consider and of managed and and AV 5 1/		-	
Power-up time	Coming out of power-down mode, AV <sub>DD</sub> = 5 V	4	5	μs

NOTES: 1. Linearity calculated using a reduced code range of 485 to 64714. Output unloaded.

- 2. Assured by design and characterization, not production tested.
- 3. Specification for code changes at each N x 4096 code boundary.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics, DV<sub>DD</sub> = 1.8 V to 5.5 V; AV<sub>DD</sub> = 2.7 V to 5.5 V; R<sub>L</sub> = 2 k $\Omega$ to AGND; C<sub>L</sub> = 200 pF to AGND; all specifications –40°C to 85°C (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE INPUT	•				
	AVDD = VREFH = 5 V, VREFL = AGND		50	75	
Reference current	AVDD = VREFH = 3.6 V, VREFL = AGND		35	60	μΑ
V <sub>REF</sub> H input range	VREFH>VREFL	0		$AV_{DD}$	V
V <sub>REF</sub> L input range		-100	AGND	100	mV
Reference input impedance			100		kΩ
LOGIC INPUTS (see Note 2)					
Input current				±1	μΑ
V <sub>IN</sub> L, input low voltage	DV <sub>DD</sub> = 1.8 V to 5.5 V			0.3×DV <sub>DD</sub>	V
V <sub>IN</sub> H, input high voltage	DV <sub>DD</sub> = 1.8 V to 5.5 V	0.7×DV <sub>DD</sub>			V
Pin input capacitance				3	рF
POWER REQUIREMENTS					
$DV_DD$		1.8		5.5	V
DI <sub>DD</sub>	DAC active and excluding load current, V <sub>IH</sub> = DV <sub>DD</sub> and V <sub>IL</sub> = DGND		0.2	1.0	μΑ
AV <sub>DD</sub>		2.7		5.5	V
Al <sub>DD</sub> (normal operation) $AV_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ $AV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	DAC active and excluding load current, $V_{IH} = DV_{DD} \text{ and } V_{IL} = DGND$		250 240	400 390	μА
Ald (all power-down modes)		+			
AV <sub>DD</sub> = 3.6 V to 5.5 V			0.2	1	
AV <sub>DD</sub> = 2.7 V to 3.6 V	V <sub>IH</sub> = DV <sub>DD</sub> and V <sub>IL</sub> = DGND		0.05	1	μΑ
POWER EFFICIENCY	•	•			
I <sub>OUT</sub> /AI <sub>DD</sub>	$I_{(LOAD)} = 2 \text{ mA}, AV_{DD} = +5 \text{ V}$		89%		

NOTE 2; Assured by design and characterization, not production tested.



#### **PBS PACKAGE** (TOP VIEW) LDAC RST RSTSEL BTC/USB PD1 O 32 31 30 29 28 27 26 25 24 VOUT DB15 [ 1 23 V<sub>OUT</sub>Sense DB14 🛮 2 22 AGND DB13 🛮 3 21 V<sub>REF</sub>L DB12 4 DAC8541 20 V<sub>REF</sub>H DB11 🛮 5 19 AV<sub>DD</sub> DB10 6 18 DV<sub>DD</sub> 17 DGND DB9 **☐** 7 DB8 🛮 8 9 10 11 12 13 14 15 16

#### **Terminal Functions**

TERMIN	AL		
NAME	NO.	1/0	DESCRIPTION
DB15-DB0	1–16	I/O	Data input/output, (pin 1-MSB: pin 16-LSB)
DGND	17	Т	Digital ground
$DV_DD$	18	- 1	Digital supply input, 1.8 V to 5.5 V
$AV_{DD}$	19	I	Analog power supply input, 2.7 V to 5.5 V
V <sub>REF</sub> H	20	- 1	Positive reference voltage input (referenced to AGND)
VREFL	21	I	Negative reference voltage input (referenced to AGND), nominally V <sub>REF</sub> L = AGND
AGND	22	I	Analog ground
VOUTSense	23	I	Analog output sense. The feedback terminal of the output amplifier.
Vout	24	0	Analog output voltage from DAC. The output amplifier has rail-to-rail operation.
PD0	25	Т	Powerdown control bit 0
PD1	26	-1	Powerdown control bit 1
BTC/USB	27	- 1	Data input format: binary twos complement or unipolar straight binary
RSTSEL	28	I	Reset VOUT on active RST to min-scale (RSTSEL = 0) or mid-scale (RSTSEL = 1)
RST	29	I	VOUT reset to min-scale or mid-scale, rising edge (Does not reset input register data.)
LDAC	30	I	Asynchronous load command, rising edge
R/W	31	I	Read/Write control input
CS	32	I	Chip select, active low



# timing characteristics, DV<sub>DD</sub> = 1.8 V to 5.5 V; AV<sub>DD</sub> = 2.7 V to 5.5 V; R<sub>L</sub> = 2 k $\Omega$ to AGND; C<sub>L</sub> = 200 pF to AGND; all specifications –40°C to 85°C (unless otherwise noted)

		MIN	TYP	MAX	UNIT
t <sub>w1</sub>	Pulse width: CS low for valid write	20			ns
t <sub>su1</sub>	Setup time: R/W low before CS falling (see Note 4)	0			ns
t <sub>su2</sub>	Setup time: data in valid before CS falling	0			ns
t <sub>h1</sub>	Hold time: R/W low after CS rising (see Note 4)	10			ns
t <sub>h2</sub>	Hold time: data in valid after CS rising	15			ns
t <sub>w2</sub>	Pulse width: CS low for valid read	40			ns
t <sub>su3</sub>	Setup time: R/W high before CS falling	30			ns
t <sub>d1</sub>	Delay time: data out valid after CS falling		60	80	ns
t <sub>h3</sub>	Hold time: R/W high after CS rising	10			ns
t <sub>h4</sub>	Hold time: data out valid after CS rising	5		20	ns
t <sub>su4</sub>	Setup time: LDAC rising after CS falling (see Note 4)	10			ns
t <sub>d2</sub>	Delay time: CS low after LDAC rising	50			ns
t <sub>w3</sub>	Pulse width: LDAC low	40			ns
t <sub>w4</sub>	Pulse width: LDAC high	40			ns
t <sub>w5</sub>	Pulse width: CS high (see Note 4)	80			ns
t <sub>su5</sub>	Setup time: RSTSEL valid before RST rising	0			ns
t <sub>h5</sub>	Hold time: RSTSEL valid after RST rising	20			ns
t <sub>w6</sub>	Pulse width: RST low	40		·	ns
t <sub>w7</sub>	Pulse width: RST high	40			ns
ts	VOUT Settling time (settling time for a full scale code change)			10	μs

NOTE 4: Simplified operation:  $\overline{\text{CS}}$  and  $\overline{\text{W/R}}$  can be tied low if the DAC8541 is the only device on the bus and *Read* operation is not needed. In this case, LDAC is still required to update the output of the DAC and  $t_{\text{Su}(4)}$  is from *Data In Valid* to *LDAC Rising*.




Figure 1. Data Read/Write Timing




Figure 2. Reset Timing

This condition applies to all typical characteristics:  $V_{REF}H = AV_{DD}$ ,  $V_{REF}L = AGND$ ,  $T_A = 25^{\circ}C$  (unless otherwise noted)

#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR




Figure 3



#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR




Figure 4



#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR






Figure 5






## OUTPUT VOLTAGE



#### Figure 8



### FULL-SCALE ERROR




Figure 7

#### OUTPUT VOLTAGE vs




Figure 9




Figure 11







Figure 12

#### ANALOG SUPPLY CURRENT






Figure 14

#### **DIGITAL SUPPLY CURRENT**

#### LOGIC INPUT VOLTAGE




Figure 16


#### ANALOG SUPPLY CURRENT

#### **DIGITAL INPUT CODE** 400 Excluding Reference and Load Current. Al<sub>DD</sub> – Analog Supply Current –μ A 350 300 $AV_{DD} = DV_{DD} = 5 V$ 250 200 $AV_{DD} = DV_{DD} = 2.7 V$ 150 100 0 0 32768 49152 65535

Figure 13

#### POWER-DOWN CURRENT

**Digital Input Code** 



POWER-ON RESET TO 0 V




Figure 17



# EXITING POWER-DOWN AVDD = VREF = 2.7 V Digital Code = 8000h Scope Trigger (5 V/div) Vout (2 V/div) 0 2 4 6 8 10 12 14 16 18 20 t - Time - µs

Figure 18




Figure 19




Figure 20




Figure 21




Figure 22





Figure 23



#### HALF-SCALE SETTLING TIME



#### **FULL-SCALE SETTLING TIME**




Figure 26

#### **FULL-SCALE SETTLING TIME**




Figure 25

#### HALF-SCALE SETTLING TIME




Figure 27

#### HALF-SCALE SETTLING TIME




Figure 28



#### D/A section

The architecture of the DAC8541 consists of a string DAC followed by an output buffer amplifier. Figure 29 shows a generalized block diagram of the DAC architecture.




Figure 29. Generalized DAC Architecture

The input coding to the DAC8541 is set by the BTC/USB input to the device. When this input is high, the input code is binary 2s complement. If the input is low, the format is unipolar straight binary, in which case the ideal output voltage is given by:

$$V_{OUT} = V_{REF}H \times \frac{D}{65536}$$

Where D = the decimal equivalent of the binary code that is loaded to the DAC register, which can range from 0 to 65535 and  $V_{REF}L = AGND$ .




Figure 30. Typical Resistor String



#### resistor string

The resistor string section is shown in Figure 30. It is simply a string of resistors, each of which has a value of R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off. This voltage is then presented to the output amplifier by closing one of the switches connecting the string to the amplifier. The negative tap of the resistor string,  $V_{REF}L$ , can be tied to AGND or a small voltage can be applied in order to make minor adjustments to the offset seen at the  $V_{OUT}$  pin. (This is discussed in more detail in the *voltage reference inputs* section.)

#### output amplifier

The output buffer amplifier is capable of generating near rail-to-rail voltages on its output, which gives an output range of 0 V to AV<sub>DD</sub> (offset and gain errors affect the absolute V<sub>OUT</sub> range). It is also capable of driving a load of 2 k $\Omega$  in parallel with 1000 pF to AGND while remaining stable. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate of the DAC8541 is typically 1 V/ $\mu$ s with a typical full-scale settling time of 8  $\mu$ s.

For additional functionality, the inverting input of the output amplifier is brought out via the V<sub>OUT</sub>Sense pin. This allows for better accuracy in critical applications by tying the V<sub>OUT</sub>Sense and V<sub>OUT</sub> together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications.

#### parallel interface

The DAC8541 provides a 16-bit parallel interface and supports both writing to and reading from the DAC input register. (See the *timing characteristics* section for detailed information for a typical write or read command.)

In addition to the data,  $\overline{CS}$ , and R/W inputs, the DAC8541's interface also provides powerdown, LDAC, data format, and reset/reset-select control. Tables 1 and 2 show the control signal actions and data format, respectively. These features are discussed in more detail in the remaining sections.

CS	R/W	BTC/USB	LDAC	RST	RSTSEL	PD1	PD0	ACTION
Н	Х	Х	Х	Х	Х	Х	Х	Device data I/O is disabled on the bus.†
$\downarrow$	L	Х	Х	H,L	Х	L	L	Write initiated, present input data to the bus.
$\downarrow$	Н	Х	Х	H,L	Х	L	L	Read initiated, data from input register is presented to data bus.
1	Х	Х	Х	H,L	Х	L	L	Input data is latched when writing to the device.
Х	Х	Х	1	H,L	Х	L	L	Data from input register is transferred to DAC register and V <sub>OUT</sub> is updated.
Χ	Х	L	Х	Х	Х	Χ	Х	Input/output data format is unipolar straight binary.
Χ	Х	Н	Х	Х	Х	Χ	Х	Input/output data format is binary 2s complement.
Х	Х	Х	Х	1	L	L	L	DAC register and V <sub>OUT</sub> reset to min-scale. (If DAC is powered down during reset, DAC register resets and V <sub>OUT</sub> will settle to min-scale upon power up.)
Х	Х	Х	Х	1	Н	L	L	DAC register and V <sub>OUT</sub> reset to mid-scale. (If DAC is powered down during reset, DAC register resets and V <sub>OUT</sub> will settle to mid-scale upon power up.)
Х	Χ	Х	Х	Х	Х	L	Н	Powerdown device, V <sub>OUT</sub> impedance equals 1 kΩ to AGND
Χ	Χ	Х	Х	Х	Х	Н	L	Powerdown device, V <sub>OUT</sub> impedance equals 100 kΩ to AGND
Χ	Х	Х	Х	Х	Χ	Н	Н	Powerdown device, VOLT impedance equals high impedance

Table 1. DAC8541 CONTROL SIGNAL SUMMARY

<sup>†</sup> Only disables 16-bit data I/O interface. Other control lines remain active



#### data format

Table 2 details the input data format of the DAC8541. Two data I/O formats are available to the host interface. These two formats are binary 2s complement (BTC) and unipolar straight binary (USB). The BTC/USB input pin controls the format used by the DAC. The data format selected by the BTC/USB input is used for data written into the device as well as data that is read back from the DAC8541. (Refer to Table 1 and Figure 1 for additional information for performing read and write operations.)

 $BTC/\overline{USB} = 0$ BTC/USB = 1 **UNIPOLAR STRAIGHT BINARY BINARY 2s COMPLEMENT DIGITAL INPUT DIGITAL INPUT ANALOG OUTPUT ANALOG OUTPUT** 0x0000h 0x8000h Min-scale Min-scale 0x0001h Min-scale + 1 LSB 0x8001h Min-scale + 1 LSB • • 0x8000h Mid-scale 0x0000h Mid-scale 0x8001h Mid-scale + 1 LSB 0x0001h Mid-scale + 1 LSB 0xFFFFh Full Scale 0x7FFFh Full Scale

Table 2. DAC8541 Data Format

#### LDAC function

The DAC8541 is designed using a double-buffered architecture. A write command transfers data from the data input pins into the input register. The data is held in the input register until a rising edge is detected on the LDAC input. This rising edge signal transfers the data from the input register to the DAC register. Upon issuance of the rising LDAC edge, the output of the DAC8541 begins settling to the newly written data value presented to the DAC register. (Data in the input register is not changed when an LDAC command is given.)

#### **RST and RSTSEL**

The RST and RSTSEL inputs control the reset of the DAC register and consequently, the DAC output. The reset command is edge triggered by a low-to-high transition on the RST pin. Once a rising edge on RST is detected, the DAC output may settle to the mid-scale or min-scale code depending on the state of the RSTSEL input. A logic high value on RSTSEL causes the DAC output to reset to mid-scale and a logic low value resets the DAC to min-scale. Application of a valid reset signal to the DAC does not overwrite existing data in the input register.

#### power-on reset

The DAC8541 contains a power-on reset circuit that controls the output voltage during power up. On power up, the DAC register (and DAC output) is set to min-scale (plus a small offset error produced by the output buffer). It remains at min-scale until a valid write sequence is made to the DAC changing the DAC register data. This is useful in applications where it is important to know the state of the output of the DAC while the system is in the process of powering up. DGND must be applied to all digital inputs until the digital and analog supplies are applied to the DAC8541. Logic voltages applied to the input pins when power is not applied to DV<sub>DD</sub> and AV<sub>DD</sub>, may power the device through the ESD input structures causing undesired operation.



#### power-down modes

The DAC8541 utilizes four modes of operation. These modes are programmable via two inputs (PD1 and PD0) to the device. Table 3 shows how the state of these pins correspond to the mode of operation of the DAC8541.

i abic o	Table 6: Modes of operation for the BAGOS										
PD1	PD0	OPERATING MODE									
0	0	Normal operation									
	POWER-DOWN MODES										
0	1	1 kΩ to AGND									
1	0	100 kΩ to AGND									
1	1	High impedance									

Table 3. Modes of Operation for the DAC8541

When both pins are set to 0, the device works normally with its typical power consumption of 250  $\mu$ A at AV<sub>DD</sub> = 5 V. However, for the three power-down modes, the supply current falls to 200 nA at AV<sub>DD</sub> = 5 V (50 nA at AV<sub>DD</sub> = 3 V). Not only does the supply current fall, but the V<sub>OUT</sub> terminal is internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while in power-down mode. There are three different options: The output is connected internally to AGND through a 1-k $\Omega$  resistor, it is connected to AGND through a 100-k $\Omega$  resistor, or it is left open-circuited (high impedance). The output stage is illustrated in Figure 31.




Figure 31. Output Stage During Power Down (High-Impedance)

All analog circuitry is shut down when a power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. This allows the DAC's output voltage to return to the previous level when power-up resumes. The delay time required to exit power-down is typically 2.5  $\mu$ s for AV<sub>DD</sub> = 5 V and 5  $\mu$ s for AV<sub>DD</sub> = 3 V. (See the *typical curves* section for additional information.)

#### voltage reference inputs

Two voltage inputs provide the reference set points for the DAC architecture. These are  $V_{REF}H$  and  $V_{REF}L$ . For typical rail-to-rail operation,  $V_{REF}H$  should be equivalent to  $AV_{DD}$  and  $V_{REF}L$  tied to AGND. The output voltage is given by:

$$V_{OUT} = V_{REF}H - 2 \times V_{REF}L$$

The use of the  $V_{REF}L$  input allows minor adjustments to be made to the offset of the DAC output by applying a small voltage to the  $V_{REF}L$  input. The acceptable range is between -100 mV and 100 mV with respect to AGND. A low output impedance source is needed, so that the accuracy of the DAC over its operating range is not affected.



#### analog and digital supplies

The DAC8541 utilizes two separate supplies for operation. The analog supply (AV<sub>DD</sub>) powers the output buffer and DAC while the digital supply (DV<sub>DD</sub>) sets the I/O voltage thresholds. Refer to the device specification table for additional information. AV<sub>DD</sub> can operate from 2.7 V to 5.5 V while DV<sub>DD</sub> can independently function from 1.8 V to 5.5 V. The control and data I/O thresholds are determined by DV<sub>DD</sub> and are given in the *electrical characteristics section*.

#### **APPLICATION INFORMATION**

#### host processor interfacing

#### DAC8541 to MSP430 microcontroller

Figure 32 shows a typical parallel interface connection between the DAC8541 and a MSP430 microcontroller. The setup for the interface shown uses ports 4 and 5 of the MSP430 to send or receive the 16-bit data while bits 0–7 of port 2 provides the control signals for the DAC. When data is to be transmitted to the DAC8541, the data is made available to the DAC via P4 and P5 and P2.1 is taken low. The MSP430 then toggles P2.0 from high-to-low and back to high, transferring the 16-bit data to the DAC. This data is loaded into the DAC register by applying a rising edge to P2.4. The remaining five I/O signals of P2 shown in the figure control the reset, power-down, and data format functions of the DAC. Depending on the specific requirements of a given application, these pins may be tied to DGND or  $DV_{DD}$ , enabling the desired mode of operation.




Figure 32. DAC8541 to MSP430 Microcontroller

#### DAC8541 to TMS320C5402 DSP

Figure 33 shows the connections between the DAC8541 and the TMS320C5402 digital signal processor. Data is provided via the parallel data bus of the DSP while the DAC's  $\overline{\text{CS}}$  control input is derived from the decoded I/O strobe signal. The  $\overline{\text{IOSTRB}}$  in addition to the R/ $\overline{\text{W}}$  and XF(I/O) signals control the data transmission to and from the DAC as well as the  $\overline{\text{LDAC}}$  control. With additional decoding, multiple DAC8541's can be connected to the same parallel data bus of the DSP.



#### APPLICATION INFORMATION




Figure 33. DAC8541 to TMS320 DSP

#### bipolar operation using the DAC8541

The DAC8541 has been designed for single-supply operation but a bipolar output range is also possible using the circuit shown in Figure 34. The circuit allows the DAC8541 to achieve an analog output range of ±5 V. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.

Setting BTC/ $\overline{\text{USB}}$  = 1, sets the DAC into binary 2s complement I/O format for the bipolar V<sub>OUT</sub> configuration. When operated with BTC/ $\overline{\text{USB}}$  set high, the output voltage for any input code can be calculated as follows:

$$V_{OUT} = \left[V_{REF}H \times \left(\frac{D}{65536}\right) \times \left(\frac{R1 + R2}{R1}\right) - V_{REF}H \times \left(\frac{R2}{R1}\right)\right]$$

where D represents the input code in decimal, unipolar straight binary (0–65535) and  $V_{REF}L = AGND$ .

With  $V_{RFF}H = 5 \text{ V}$ ,  $R_1 = R_2 = 10 \text{ k}\Omega$ :

$$V_{OUT} = \left(\frac{10 \times D}{65536}\right) - 5 \text{ V}$$

This is an output voltage range of  $\pm 5$  V with 8000h corresponding to a -5 V output and 7FFFh corresponding to a 5 V output. Bipolar zero is given by 0000h applied to the DAC.




Figure 34. Bipolar Operation With the DAC8541



#### **APPLICATION INFORMATION**

#### layout

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The following measures should be taken to assure optimum performance of the DAC8541.

The DAC8541 offers dual-supply operation, as it can often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it becomes to separate the analog and digital ground and supply planes at the DAC.

Because the DAC8541 has both analog and digital ground pins, return currents can be better controlled and have less effect on the DAC's output error. Ideally, AGND would be connected directly to an analog ground plane and DGND to the digital ground plane. The analog ground plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The power applied to  $AV_{DD}$  and  $V_{REF}H$  (this also applies to  $V_{REF}L$  if not tied to AGND) should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the AGND connection,  $AV_{DD}$  should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1- $\mu$ F to 10- $\mu$ F and 0.1- $\mu$ F bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 100- $\mu$ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially lowpass filter the  $AV_{DD}$  supply, removing the high frequency noise.





#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC8541Y/250	ACTIVE	TQFP	PBS	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	8541Y	Samples
DAC8541Y/2K	ACTIVE	TQFP	PBS	32	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	8541Y	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Feb-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8541Y/2K	TQFP	PBS	32	2000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Feb-2023



#### \*All dimensions are nominal

Ì	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	DAC8541Y/2K	TQFP	PBS	32	2000	350.0	350.0	43.0	

## PBS (S-PQFP-G32)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



## PBS (S-PQFP-G32)

#### PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated