







DCV010505, DCV010505D, DCV010512, DCV010512D, DCV010515, DCV010515D, DCV011512D, DCV011515D, DCV012405, DCV012415D

SBVS014C - AUGUST 2000 - REVISED AUGUST 2021

DCV01 Series, 1-W, 1500-V_{RMS} Isolated, Unregulated DC/DC Converter Modules

1 Features

- 1.5-kV Isolation (operational): 1-second test
- Continuous voltage applied across isolation barrier: 60 VDC / 42.5 VAC
- UL1950 recognized component
- EN55022 class B EMC performance
- 7-Pin PDIP and 7-pin SOP packages
- Input voltage: 5 V, 15 V, or 24 V
- Output voltage: ±5 V. ±12 V. or ±15 V
- Device-to-device synchronization
- Thermal protection
- Short-circuit protected
- High efficiency

2 Applications

- Signal path isolation
- **Ground loop elimination**
- Data acquisition
- Industrial control and instrumentation
- Test equipment

3 Description

The DCV01 series is a family of 1-W, 1500-Vrms isolated, unregulated DC/DC converter modules. Requiring a minimum of external components and including on-chip device protection, the DCV01 series of devices provide extra features such as output disable and synchronization of switching frequencies.


This combination of features and small size makes the DCV01 series of devices suitable for a wide range of applications, and is an easy-to-use solution in applications requiring signal path isolation.

WARNING: This product has operational isolation and is intended for signal isolation only. It must not be used as a part of a safety isolation circuit requiring reinforced isolation. See definitions in Section 8.3.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
DCV01xxxx	PDIP (7)	19.18 mm × 10.60 mm		
DCVUTXXX	SOP (7)	19.18 mm × 10.60 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Single Output Block Diagram

Dual Output Block Diagram



Table of Contents

1 Features	1	8.4 Device Functional Modes	14	
2 Applications		9 Application and Implementation		
3 Description	1	9.1 Application Information		
4 Revision History	<mark>2</mark>	9.2 Typical Application	17	
5 Device Comparison Table		10 Power Supply Recommendations	20	
6 Pin Configuration and Functions	3	11 Layout	<mark>2</mark> 1	
7 Specifications	<u>5</u>	11.1 Layout Guidelines	21	
7.1 Absolute Maximum Ratings	<mark>5</mark>	11.2 Layout Example		
7.2 ESD Ratings		12 Device and Documentation Support		
7.3 Recommended Operating Conditions	5	12.1 Device Support		
7.4 Thermal Information	5			
7.5 Electrical Characteristics	6	12.3 Receiving Notification of Documentation	updates <mark>23</mark>	
7.6 Switching Characteristics	6	12.4 Support Resources		
7.7 Typical Characteristics				
8 Detailed Description	11	12.6 Electrostatic Discharge Caution		
8.1 Overview		12.7 Glossary	23	
8.2 Functional Block Diagrams		13 Mechanical, Packaging, and Orderable		
8.3 Feature Description	12	Information	23	
Updated Section 1Added links to Section 2			1 1	
 Added sentence in Section 8.3.1.3 			12	
Added Section 8.3.6			13	
Added Section 8.3.7			Discation	
Added Section 8.3.10			14	
Changes from Revision A (December 2013)	to Revisi	on B (September 2016)	Page	
Changed Features			1	
• , ,				
Device Functional Modes, Application and	Implement	tation section, Power Supply Recommendation	ons section,	
· · · · · · · · · · · · · · · · · · ·				
		CTION	12	
 Deleted Continuous Voltage subsection 		onverters subsection		
		onverters subsection	12	
· Deleted references to DCP, DCR, DCR, and	d DCH sei	onverters subsectionries	12 12	


5 Device Comparison Table

at T_A = 25°C, +V_S = nominal, C_{IN} = 2.2 μ F, and C_{OUT} = 0.1 μ F (unless otherwise noted)

DEVICE NUMBER	INPUT VOLTAGE V _S (V)		VOLTAGE		UTPUT OLTAGE V _S (TY % LOAI	E P) (V)	DEVICE OUTPUT CURRENT (mA) ⁽³⁾	LOA REGUL 10% TO LOA	ATION 100%	NO LOAD CURRENT I _Q (mA) 0% LOAD	EFFICIENCY (%) 100% LOAD	BARRIER CAPACITANCE C _{ISO} (pF) V _{ISO} = 750 Vrms
	MIN	TYP	MAX	MIN	TYP	MAX	MAX	TYP	MAX	TYP	TYP	TYP
DCV010505P DCV010505P-U	4.5	5	5.5	4.75	5	5.25	200	19	31	20	80	3.6
DCV010505DP DCV010505DP-U	4.5	5	5.5	±4.25	±5	±5.75	200(2)	18	32	22	81	3.8
DCV010512P DCV010512P-U	4.5	5	5.5	11.4	12	12.6	83	21	38	29	85	5.1
DCV010512DP DCV010512DP-U	4.5	5	5.5	±11.4	±12	±12.6	83 ⁽²⁾	19	37	40	82	4
DCV010515P DCV010515P-U	4.5	5	5.5	14.25	15	15.75	66	26	42	34	82	3.8
DCV010515DP DCV010515DP-U	4.5	5	5.5	±14.25	±15	±15.75	66 ⁽²⁾	19	41	42	85	4.7
DCV011512DP DCV011512DP-U	13.5	15	16.5	±11.4	±12	±12.6	83 (2)	11	39	19	78	2.5
DCV011515DP DCV011515DP-U	13.5	15	16.5	±14.25	±15	±15.75	66 ⁽²⁾	12	39	20	80	2.5
DCV012405P DCV012405P-U	21.6	24	26.4	4.75	5	5.25	200	13	23	14	77	2.5
DCV012415DP DCV012415DP-U	21.6	24	26.4	±14.25	±15	±15.75	66 ⁽²⁾	10	35	17	76	3.8

- Load regulation = (V_{OUT} at 10% load V_{OUT} at 100%)/V_{OUT} at 75% load
- $I_{OUT1} + I_{OUT2}$ $P_{OUT(max)} = 1 W$

6 Pin Configuration and Functions








Figure 6-2. NVA, DUA Package 7-Pin PDIP, SOP (Dual-Output) (Top View)

Table 6-1. Pin Functions

	PIN		I/O	DESCRIPTION			
NAME	SINGLE-OUTPUT	DUAL-OUTPUT	1 1/0	DESCRIPTION			
СОМ	_	5	0	Output side common			
NC	7	_	_	No connection			
SYNC _{IN}	14	14	I	Synchronization. Synchronize multiple devices by connecting the SYNC pins of each. Pulling this pin low disables the internal oscillator.			
SYNC _{OUT}	8	8	0	Synchronization output. Unrectified transformer output			
+V _{OUT}	6	6	0	Positive output voltage			

Table 6-1. Pin Functions (continued)

	PIN		I/O	DESCRIPTION		
NAME	SINGLE-OUTPUT	DUAL-OUTPUT	1 1/0			
+V _S	1	1	I	Input voltage		
-V _{OUT}	5	7	0	Negative output voltage		
-V _S	2	2	I	Input side common		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Input voltage	5-V input devices			7	
	15-V input devices			18	V
	24-V input devices		18 V 29 °C		
Lead temperature	PDIP package	Surface temperature of device body or pins (maximum 10 s)		270	°C
Reflow solder temperature	SOP package	Surface temperature of device body or pins		260	°C
Storage temperature, T _{stg}			-60	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	3 (
		MIN	NOM	MAX	UNIT
	5-V input devices	4.5	5	5.5	
put voltage	15-V input devices	13.5	15	16.5	V
	24-V input devices	21.6	24	26.4	
Operating temperature	·	-40		85	°C

7.4 Thermal Information

		DCV01	DCV01	
	THERMAL METRIC ⁽¹⁾	NVA (PDIP)	DVB (SOP)	UNIT
		7 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61	61	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	26	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24	24	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7	7	°C/W
ΨЈВ	Junction-to-board characterization parameter	24	24	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

at T_A = 25°C, +V_S = nominal, C_{IN} = 2.2 μ F, C_{OUT} = 1 μ F (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	г					'	
P _{OUT}	Output power	I _{LOAD} = 100% (full loa	ad)		0.97		W
V _{RIPPLE}	Output voltage ripple	C _{OUT} = 1 μF, I _{LOAD} =	C _{OUT} = 1 μF, I _{LOAD} = 50%				mV_{PP}
		-40°C ≤ T _A ≤ 25°C	–40°C ≤ T _A ≤ 25°C				°C
	Voltage vs temperature	25°C ≤ T _A ≤ 85°C			0.016%		°C
INPUT						1	
Vs	Input voltage			-10%		10%	
ISOLATI	ON						
			Voltage	1.5			kVrms
		1-second flash test	dV/dt			500	V/s
V _{ISO} Isolation	Isolation		Leakage current			30	nA
100		Continuous working	DC			60	VDC
		voltage across isolation barrier	AC			42.5	VAC
LINE RE	GULATION	•					
	Output valtage	I _{OUT} ≥ 10% load curre V _S (min) to V _S (typ)	ent and constant,		1%	15%	
	Output voltage	I _{OUT} ≥ 10% load curre V _S (typ) to V _S (max)	ent and constant,		1%	15%	
RELIAB	ILITY	<u>'</u>					
	Demonstrated	T _A = 55°C				75	FITS
THERMA	AL SHUTDOWN	'					
T _{SD}	Die temperature at shutdown				150		°C
I _{SD}	Shutdown current				3		mA

7.6 Switching Characteristics


at T_A = 25°C, +V_S = nominal, C_{IN} = 2.2 μ F, C_{OUT} = 1 μ F (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Oscillator frequency	$f_{SW} = f_{OSC}/2$		800		kHz
V _{IL}	Low-level input voltage, SYNC		0		0.4	V
I _{SYNC}	Input current, SYNC	V _{SYNC} = 2 V		75		μA
t _{DISABLE}	Disable time			2		μs
C _{SYNC}	Capacitance loading on SYNC pin ⁽¹⁾	External			3	pF

(1) External Synchronization of the DCP01/02 Series of DC/DC Converters describes this configuration.


7.7 Typical Characteristics


at $T_A = 25$ °C (unless otherwise noted)





www.ti.com







8 Detailed Description

8.1 Overview

The DCV01 offers up to 1 W of isolated, unregulated output power from a 5-V, 15-V, or 24-V input source with a typical efficiency of up to 86%. This efficiency is achieved through highly integrated packaging technology and the implementation of a custom power stage and control device. The DCV01 devices are specified for operational isolation only. The circuit design uses an advanced BiCMOS and DMOS process.

8.2 Functional Block Diagrams




Figure 8-1. Single Output Device




Figure 8-2. Dual Output Device

8.3 Feature Description

8.3.1 Isolation

Underwriters Laboratories, UL™ defines several classes of isolation that are used in modern power supplies.

Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit which is so designated and protected that under normal and single fault conditions the voltage between any two accessible parts, or between an accessible part and the equipment earthing terminal for operational isolation does not exceed steady state $42.5 \, V_{RMS}$ or $60 \, V_{DC}$ peak.

8.3.1.1 Operation or Functional Isolation

The type of isolation used in the DCV01 products is referred to as operational or functional isolation. Insulated wire used in the construction of the transformer acts as the primary isolation barrier. A high-potential (hipot), one-second duration test (dielectric voltage, withstand test) is a production test used to verify that the isolation barrier is functioning. Products with operational isolation must never be used as an element in a safety-isolation system.

8.3.1.2 Basic or Enhanced Isolation

Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the insulated wire in the construction of the transformer. Input and output circuits must also be physically separated by specified distances.

Note

The DCV01 products do not provide basic or enhanced isolation.

8.3.1.3 Working Voltage

For a device with operational isolation, the continuous working voltage that can be applied across the device in normal operation must be less than 42.5 V_{RMS} or 60 V_{DC} . Ensure that both input and output voltages maintain normal SELV limits.

WARNING

Do not use the device as an element of a safety isolation system that exceeds the SELV limit.

If the device is expected to function correctly with more than 42.5 V_{RMS} or 60 V_{DC} applied continuously across the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe voltage, and further isolation or insulation systems must form a barrier between these circuits and any user-accessible circuitry according to safety standard requirements.

8.3.1.4 Isolation Voltage Rating

The terms *Hipot test*, *flash-tested*, *withstand voltage*, *proof voltage*, *dielectric withstand voltage*, and *isolation test voltage* all relate to the same thing. These terms describe a test voltage that is applied across a component for a specified time, to verify the integrity of the isolation barrier of the component. Tl's DCV01 series of DC/DC converters are all 100% production tested at 1.5 kV_{rms} for one second.

8.3.1.5 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending on materials, construction, and environment. The DCV01 series of DC/DC converters have toroidal, enameled, wire isolation transformers with no additional insulation between the primary and secondary windings. While a device can be expected to withstand several times the stated test voltage, the isolation capability depends on the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of high-voltage tests



SBVS014C - AUGUST 2000 - REVISED AUGUST 2021

and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage by 20% from specified test voltage with a duration limit of one second per test.

8.3.2 Power Stage

The DCV01 series of devices use a push-pull, center-tapped topology. The DCV01 devices switch at 400 kHz (divide-by-2 from an 800-kHz oscillator).

8.3.3 Oscillator and Watchdog Circuit

The onboard, 800-kHz oscillator generates the switching frequency via a divide-by-2 circuit. The oscillator can be synchronized to other DCV01 device circuits or an external source, and is used to minimize system noise.

A watchdog circuit monitors the operation of the oscillator circuit. The oscillator can be disabled by pulling the SYNC pin low. When the SYNC pin goes low, the output pins transition into tri-state mode, which occurs within 2 µs.

8.3.4 Thermal Shutdown

The DCV01 series of devices are protected by a thermal-shutdown circuit.

If the on-chip temperature rises above 150°C, the device shuts down. Normal operation resumes as soon as the temperature falls below 150°C. While the overtemperature condition continues, operation randomly cycles on and off. This cycling continues until the temperature is reduced.

8.3.5 Synchronization

When more than one DC/DC converter is needed onboard, beat frequencies and other electrical interference can be generated. This interference occurs because of the small variations in switching frequencies between the DC/DC converters.

The DCV01 series of devices overcome this interference by allowing devices to be synchronized to one another. Synchronize up to eight devices by connecting the SYNC pins of each device, taking care to minimize the capacitance of tracking. Stray capacitance (greater than 3 pF) reduces the switching frequency, or can sometimes stop the oscillator circuit. The maximum recommended voltage applied to the SYNC pin is 3 V.

For an application that uses more than eight synchronized devices use an external device to drive the SYNC pins. *External Synchronization of the DCP01/02 Series of DC/DC Converters* (SBAA035) describes this configuration.

Note

During the start-up period, all synchronized devices draw maximum current from the input simultaneously. If the input voltage falls below approximately 4 V, the devices may not start up. A ceramic capacitor must be connected close to the input pin of each device. Use a $2.2-\mu F$ capacitor for 5-V and 15-V input devices, and a $0.47-\mu F$ capacitor for the 24-V devices.

8.3.6 Light Load Operation (< 10%)

Operation below 10% load can cause the output voltage to increase up to double the typical output voltage. For applications that operate less than 10% of rated output current, it is recommended to add a minimum load to ensure the output voltage of the device is within the load regulation range. For example, connect a 250- Ω pre-load resistor to meet the 10% minimum load condition for the DCV010505P.

8.3.7 Load Regulation (10% to 100%)

The load regulation of the DCV01 series of devices are specified at 10% to 100% load. Placing a minimum of 10% load will ensure the output voltage is within the range specified in the Section 7.5. For more information regarding the operation below 10% load, see Section 8.3.6.

8.3.8 Construction


The basic construction of the DCV01 series of devices is the same as standard integrated circuits. The molded package contains no substrate. The DCV01 series of devices are constructed using an IC, rectifier diodes, and a wound magnetic toroid on a leadframe. Because the package contains no solder, the devices do not require any special printed circuit board (PCB) assembly processing. This architecture results in an isolated DC/DC converter with inherently high reliability.

8.3.9 Thermal Management

Due to the high power density of this device, it is advisable to provide ground planes on the input and output rails.

8.3.10 Power-Up Characteristics

The DCV01 series of devices do not include a soft-start feature. Therefore, a high in-rush current during power-up is expected. To ensure a more stable start-up, allow the input voltage to be in regulation before enabling the device. Refer to the Section 8.4.1 section on how to disable/enable the device. Figure 8-6 shows the typical start-up waveform for a DCV010505P when enabled after the input voltage is in regulation. Figure 8-3 shows the typical start-up waveform for a DCV010505P, operating from a 5-V input with no load on the output. Figure 8-4 shows the start-up waveform for a DCV010505P starting up into a 10% load. Figure 8-5 shows the start-up waveform starting up into a full (100%) load.



8.4 Device Functional Modes

8.4.1 Disable and Enable (SYNC_{IN} Pin)

Each of the DCV01 series devices can be disabled or enabled by driving the $SYNC_{IN}$ pin using an open-drain CMOS gate. If the $SYNC_{IN}$ pin is pulled low, the DCV01 becomes disabled. The disable time depends upon the external loading. The internal disable function is implemented in 2 μ s. Removal of the pulldown causes the DCV01 to be enabled.

Capacitive loading on the SYNC_{IN} pin must be minimized (≤ 3 pF) in order to prevent a reduction in the oscillator frequency. The *External Synchronization of the DCP01/02 Series of DC/DC Converters* application report (SBAA035) describes disable/enable control circuitry.

8.4.2 Decoupling

8.4.2.1 Ripple Reduction

The high switching frequency of 400 kHz allows simple filtering. To reduce ripple, TI recommends that a minimum of 1- μ F capacitor be used on the +V_{OUT} pin. For dual output devices, decouple both of the outputs to the COM pin. The required 2.2- μ F, low ESR ceramic input capacitor also helps to reduce ripple and noise, (24-V input voltage versions require only 0.47 μ F of input capacitance). See the *DC-to-DC Converter Noise Reduction* application report (SBVA012).

8.4.2.2 Connecting the DCV01 in Series

Multiple DCV01 devices can be connected in series to provide non-standard voltage rails. This configuration is possible by using the floating outputs provided by the galvanic isolation of the DCV01.

Connect the $+V_{OUT}$ from one DCV01 to the $-V_{OUT}$ of another (see Figure 8-7). If the SYNC_{IN} pins are tied together, the self-synchronization feature of the DCV01 prevents beat frequencies on the voltage rails. The synchronization feature of the DCV01 allows easy series connection without external filtering, thus minimizing cost.




Figure 8-7. Multiple DCV01 Devices Connected in Series

The outputs of a dual-output DCV01 can also be connected in series to provide two times the magnitude of +V_{OUT}, as shown in Figure 8-8. For example, connect a dual-output, 15-V, DCP012415D device to provide a 30-V rail.




Figure 8-8. Dual Output Devices Connected in Series

8.4.2.3 Connecting the DCV01 in Parallel

If the output power from one DCV01 is not sufficient, it is possible to parallel the outputs of multiple DCV01s, as shown in Figure 8-9 (applies to single output devices only). The synchronization feature allows easy synchronization to prevent power-rail beat frequencies at no additional filtering cost.




Figure 8-9. Multiple DCV01 Devices Connected in Parallel



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The DCV01 devices offer up to 1 W of isolated, unregulated output power from a 5-V, 15-V, or 24-V input supply. Applications requiring up to 1.5-kVrms of operational isolation benefit from the small size and ease-of-use of the DCV01 family of devices.

9.2 Typical Application




Figure 9-1. DCV010505 Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 and follow the procedures in the Section 9.2.2.

 PARAMETER
 VALUE

 V(+VS)
 Input voltage
 5 V

 V(+VOUT)
 Output voltage
 5 V

 I_{OUT}
 Output current rating
 200 mA

 f_{SW}
 Operating frequency
 400 kHz

Table 9-1. Design Example Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Input Capacitor

For all 5-V and 15-V input voltage designs, select a 2.2-µF low-ESR ceramic input capacitor to ensure a good start-up performance. 24-V input applications require only 0.47 µF of input capacitance.

9.2.2.2 Output Capacitor

For any DCV01 design, select a 1-µF low-ESR ceramic output capacitor to reduce output ripple.

9.2.2.3 SYNC_{IN} Pin

In a stand-alone application, leave the SYNC_{IN} pin floating.

9.2.2.4 PCB Design

The copper losses (resistance and inductance) can be minimized by using wide ground and power traces or planes. If several devices are being powered from a common power source, a star-connected layout must be used. Device inputs must not be connected in series, as this will cascade the resistive losses. The position of the

decoupling capacitors is important to reduce losses. Place the decoupling capacitors as close to the devices as possible. See the *PCB Layout* for more details.

9.2.2.5 Decoupling Ceramic Capacitors

All capacitors have losses because of internal equivalent series resistance (ESR), and to a lesser degree, equivalent series inductance (ESL). Values for ESL are not always easy to obtain. However, some manufacturers provide graphs of frequency versus capacitor impedance. These graphs typically show the capacitor impedance falling as frequency is increased (as shown in Figure 9-2). In Figure 9-2, X_C is the reactance due to the capacitance, X_L is the reactance due to the ESL, and f_0 is the resonant frequency. As the frequency increases, the impedance stops decreasing and begins to rise. The point of minimum impedance indicates the resonant frequency of the capacitor. This frequency is where the components of capacitance and inductance reactance are of equal magnitude. Beyond this point, the capacitor is not effective as a capacitor.




Figure 9-2. Capacitor Impedance versus Frequency

At f_0 , $X_C = X_L$; however, there is a 180° phase difference resulting in cancellation of the imaginary component. The resulting effect is that the impedance at the resonant point is the real part of the complex impedance; namely, the value of the ESR. The resonant frequency must be well above the 800-kHz switching frequency of the device.

The effect of the ESR is to cause a voltage drop within the capacitor. The value of this voltage drop is simply the product of the ESR and the transient load current, as shown in Equation 1.

$$V_{IN} = V_{PK} - (ESR \times I_{TR}) \tag{1}$$

where

- V_{IN} is the voltage at the device input
- V_{PK} is the maximum value of the voltage on the capacitor during charge
- I_{TR} is the transient load current

The other factor that affects the performance is the value of the capacitance. However, for the input and the full wave outputs (single-output voltage devices), ESR is the dominant factor.

9.2.2.6 Input Capacitor and the Effects of ESR

If the input decoupling capacitor is not ceramic (and has an ESR greater than $20 \text{ m}\Omega$), then at the instant the power transistors switch on, the voltage at the input pins falls momentarily. If the voltage falls below approximately 4 V, the DCV01 detects an undervoltage condition and switches the DCV01 drive circuits to a momentary off state. This detection is carried out as a precaution against a genuine low input voltage condition that could slow down or even stop the internal circuits from operating correctly. A slow-down or stoppage results in the drive transistors being turned on too long, causing saturation of the transformer and destruction of the device.

Following detection of a low input voltage condition, the device switches off the internal drive circuits until the input voltage returns to a safe value, at which time the device tries to restart. If the input capacitor is still unable to maintain the input voltage, shutdown recurs. This process repeats until the input capacitor charges sufficiently to start the device correctly.

SBVS014C - AUGUST 2000 - REVISED AUGUST 2021

Normal start-up must occur in approximately 1 ms after power is applied to the device. If a considerably longer start-up duration time is encountered, it is likely that either (or both) the input supply or the capacitors are not performing adequately.

For 5-V to 15-V input devices, a 2.2-µF, low-ESR ceramic capacitor ensures a good start-up performance. For 24-V input voltage devices, TI recommends 0.47-µF ceramic capacitors. Tantalum capacitors are not recommended, because most do not have low-ESR values and will degrade performance. If tantalum capacitors must be used, designers must pay close attention to both the ESR and voltage as derated by the vendor.

Note

During the start-up period, these devices can draw maximum current from the input supply. If the input voltage falls below approximately 4 V, the devices may not start up. Connect a 2.2-µF ceramic capacitor close to the input pins.

9.2.2.7 Ripple and Noise

A good quality, low-ESR ceramic capacitor placed as close as possible across the input reduces reflected ripple and ensures a smooth start-up.

A good quality, low-ESR ceramic capacitor placed as close as possible across the rectifier output terminal and output ground gives the best ripple and noise performance. See the *DC-to-DC Converter Noise Reduction* application report (SBVA012) for more information on noise rejection.

9.2.2.7.1 Output Ripple Calculation Example

The following example shows that increasing the capacitance has a much smaller effect on the output ripple voltage than does reducing the value of the ESR for the filter capacitor.

To calculate the output ripple for a DCV010505 device:

- V_{OUT} = 5 V
- I_{OUT} = 0.2 A
- At full output power, the load resistor is 25 Ω
- Output capacitor of 1 μF, ESR of 0.1 Ω
- Capacitor discharge time 1% of 800 kHz (ripple frequency)
- $t_{DIS} = 0.0125 \, \mu s$
- $T = C \times R_{LOAD}$
- $\tau = 1 \times 10^{-6} \times 25 = 25 \,\mu s$
- $V_{DIS} = V_{O}(1 EXP(-t_{DIS} / \tau))$
- V_{DIS} = 2.5 mV

By contrast, the voltage dropped because of ESR:

- V_{ESR} = I_{LOAD} × ESR
- V_{ESR} = 0.2 × 0.1 = 20 mV
- Ripple voltage = 22.5 mV

9.2.2.8 Dual DCV01 Output Voltage

The voltage output for dual DCV01 devices is half-wave rectified; therefore, the discharge time is 1.25 μ s. Repeating the previous calculations using the 100% load resistance of 50 Ω (0.1 A per output), the results are:

- T = 50 us
- t_{DIS} = 1.25 μs
- V_{DIS} = 123 mV
- V_{ESR} = 0.1 × 0.1 = 10 mV
- Ripple Voltage = 133 mV

In this example, it is the capacitor discharging that contributes to the largest component of ripple. Changing the output filter to 10 μ F, and repeating the calculations, the result is that the ripple voltage is 22.3 mV.

This value is composed of almost equal components.

The previous calculations are offered as a guideline only. Capacitor parameters usually have large tolerances and can be susceptible to environmental conditions.


9.2.2.9 Optimizing Performance

Optimum performance can only be achieved if the device is correctly supported. The very nature of a switching converter requires power to be instantly available when it switches on. If the converter has DMOS switching transistors, the fast edges create a high current demand on the input supply. This transient load placed on the input is supplied by the external input decoupling capacitor, thus maintaining the input voltage. Therefore, the input supply does not experience this transient (this is analogous to high-speed digital circuits). The positioning of the capacitor is critical and must be placed as close as possible to the input pins and connected through a low-impedance path.

The optimum performance primarily depends on two factors:

- · Connection of the input and output circuits for minimal loss.
- The ability of the decoupling capacitors to maintain the input and output voltages at a constant level.

9.2.3 Application Curves



10 Power Supply Recommendations

The DCV01 is a switching power supply, and as such can place high peak current demands on the input supply. To avoid the supply falling momentarily during the fast switching pulses, ground and power planes must be used to connect the power to the input of DCV01. If this connection is not possible, then the supplies must be connected in a star formation with the traces made as wide as possible.



11 Layout

11.1 Layout Guidelines

Due to the high power density of these devices, provide ground planes on the input and output.

Figure 11-1 shows a schematic for two DCV01 devices. Figure 11-2 and Figure 11-3 show a typical layout for two through-hole PDIP devices.

Input power and ground planes provide a low-impedance path for the input power. For the output, the COM signal connects through a ground plane, while the connections for the positive and negative voltage outputs conduct through wide traces to minimize losses.

The output must be taken from the device using ground and power planes, thereby ensuring minimum losses.

The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

Allow the unused SYNC pin, to remain configured as a floating pad. It is advisable to place a guard ring (connected to input ground) or annulus connected around this pin to avoid any noise pickup. When connecting a SYNC pin to one or more SYNC design the linking trace to be short and narrow to avoid stray capacitance. Ensure that no other trace is in close proximity to this trace SYNC trace to decrease the stray capacitance on this pin. The stray capacitance affects the performance of the oscillator.

11.2 Layout Example




Figure 11-1. PCB Schematic, P and U Package




Figure 11-2. PCB Layout Example, Component-Side View




Figure 11-3. PCB Layout Example, Non-Component-Side View



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature




Figure 12-1. Supplemental Ordering Information

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, External Synchronization of the DCP01/02 Series of DC/DC Converters (SBAA035)
- Texas Instruments, DC-to-DC Converter Noise Reduction (SBVA012)
- Texas Instruments, Optimizing Performance of the DCP01/02 Series of DC/DC Converters (SBVA013)

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

Underwriters Laboratories, UL™ is a trademark of UL LLC.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DCV010505DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010505DP	Sample
DCV010505DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010505DP-U	Sample
DCV010505P	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010505P	Sample
DCV010505P-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010505P-U	Sample
DCV010505P-U/700	ACTIVE	SOP	DUA	7	700	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010505P-U	Samples
DCV010512DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010512DP	Sample
DCV010512DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV10512DPU	Sample
DCV010512P	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010512P	Samples
DCV010512P-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010512P-U	Sample
DCV010515DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010515DP	Sample
DCV010515DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010515DP-U	Sample
DCV010515P	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV010515P	Sample
DCV010515P-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV010515P-U	Sample
DCV011512DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV011512DP	Sample
DCV011512DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV011512DP-U	Samples
DCV011515DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV011515DP	Samples



PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DCV011515DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV011515DP-U	Samples
DCV011515DP-U/700	ACTIVE	SOP	DUA	7	700	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV011515DP-U	Samples
DCV012405P	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV012405P	Samples
DCV012405P-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV012405P-U	Samples
DCV012415DP	ACTIVE	PDIP	NVA	7	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCV012415DP	Samples
DCV012415DP-U	ACTIVE	SOP	DUA	7	25	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV012415DP-U	Samples
DCV012415DP-U/700	ACTIVE	SOP	DUA	7	700	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCV012415DP-U	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
DCV010505DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV010505P	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV010512DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV010512P	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV010512P-U	DUA	SOP	7	25	532.13	13.51	7.36	6.91	
DCV010515DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV010515P	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV011512DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV011515DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV012405P	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	
DCV012415DP	NVA	PDIP	7	25	533.4	14.33	13.03	8.07	




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Dimensions are measured with the package seated in JEDEC seating plane gauge GS-3.
- Dimensions do not include mold flash or protrusions.

 Mold flash or protrusions shall not exceed 0.010 (0,25).
- Dimensions measured with the leads constrained to be perpendicular to Datum C.
- Dimensions are measured at the lead tips with the leads unconstrained.
- G. Pointed or rounded lead tips are preferred to ease insertion.
- Lead shoulder maximum dimension does not include dambar protrusions. Dambar protrusions shall not exceed 0.010 (0,25).
- I. Distance between leads including dambar protrusions to be 0.005 (0,13) minimum.
- J. A visual index feature must be located within the cross—hatched area.
- K. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- L. Falls within JEDEC MS-001-AA.





- NOTES:
- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Dimensions do not include mold flash or protrusions.

 Mold flash or protrusions shall not exceed 0.010 (0,25).
- Lead shoulder maximum dimension does not include dambar protrusions. Dambar protrusions shall not exceed exceed 0.010 (0,25).
- E. Distance between leads including dambar protrusions to be 0.005 (0,13) minimum.
- F. A visual index feature must be located within the cross—hatched area.
- G. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- H. Power pin connections should be two or more vias per input, ground and output pin.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated