







DRV8811

SLVS865J-SEPTEMBER 2008-REVISED APRIL 2017

DRV8811 Stepper Motor Controller IC

Features 1

Fexas

Instruments

- Pulse Width Modulation (PWM) Microstepping Motor Driver
 - Up to 1/8-Step Microstepping Indexer
 - Step and Direction Control
 - Programmable Mixed Decay, Blanking, and Off-Time
- Up to 1.9-A Current Per Winding
- Low 1.0-Ω (HS+LS) MOSFET R_{DS(on)} (25°C)
- 8-V to 38-V Operating Supply Voltage Range
- Pin-to-Pin Compatible With the DRV8818
- Thermally Enhanced Surface Mount Package
- Protection Features:
 - VM Undervoltage Lockout (UVLO)
 - Overcurrent Protection (OCP)
 - Thermal Shutdown (TSD)

2 Applications

- Printers
- Scanners
- Office Automation Machines
- Gaming Machines
- **Factory Automation**
- Robotics

3 Description

The DRV8811 device provides an integrated stepper motor driver solution for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers, as well as microstepping indexer logic to control a stepper motor.

The output driver block consists of N-channel power MOSFETs configured as full H-bridges to drive the motor windings.

A simple STEP-and-DIR interface allows easy interfacing to controller circuits. Step mode pins allow for configuration of the motor in full-step, half-step, quarter-step, or eighth-step modes. Decay mode and PWM off-time are programmable.


Internal shutdown functions are provided for protection. overcurrent short-circuit protection, undervoltage lockout and overtemperature.

The DRV8811 device is packaged in a PowerPAD[™] 28-pin HTSSOP package with thermal pad.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-------------|-------------------|
| DRV8811 | HTSSOP (28) | 9.70 mm x 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.





1 2

3

4

5

6

7

Table of Contents

| Feat | tures 1 | 8 | Appl | ication and |
|------|------------------------------------|----|-------|---------------|
| Арр | lications 1 | | 8.1 | Application I |
| Des | cription 1 | | 8.2 | Typical Appl |
| | ision History 2 | 9 | Pow | er Supply F |
| Pin | Configuration and Functions 3 | | 9.1 | Bulk Capacit |
| | cifications | 10 | Layo | out |
| 6.1 | Absolute Maximum Ratings 4 | | 10.1 | Layout Gui |
| 6.2 | ESD Ratings5 | | 10.2 | Layout Exa |
| 6.3 | Recommended Operating Conditions 5 | | 10.3 | Thermal Inf |
| 6.4 | Thermal Information | | 10.4 | Power Diss |
| 6.5 | Electrical Characteristics5 | 11 | Devi | ice and Do |
| 6.6 | Timing Requirements7 | | 11.1 | Documenta |
| 6.7 | Switching Characteristics | | 11.2 | Receiving I |
| 6.8 | Typical Characteristics 8 | | 11.3 | Community |
| Deta | ailed Description | | 11.4 | Trademark |
| 7.1 | Overview | | 11.5 | Electrostati |
| 7.2 | Functional Block Diagram 10 | | 11.6 | Glossary |
| 7.3 | Feature Description | 12 | | hanical, Pa |
| 7.4 | Device Functional Modes16 | | Infor | mation |

| 8 | Арр | lication and Implementation | 17 |
|----|------|---|----|
| | 8.1 | Application Information | 17 |
| | 8.2 | Typical Application | 17 |
| 9 | Pow | er Supply Recommendations | 20 |
| | 9.1 | Bulk Capacitance | 20 |
| 10 | Lay | out | 21 |
| | 10.1 | Layout Guidelines | 21 |
| | 10.2 | Layout Example | 21 |
| | 10.3 | Thermal Information | 22 |
| | 10.4 | Power Dissipation | 23 |
| 11 | Dev | ice and Documentation Support | 24 |
| | 11.1 | Documentation Support | 24 |
| | 11.2 | Receiving Notification of Documentation Updates | 24 |
| | | Community Resources | |
| | 11.4 | Trademarks | 24 |
| | 11.5 | Electrostatic Discharge Caution | 24 |
| | 11.6 | Glossary | 24 |
| 12 | | hanical, Packaging, and Orderable | |
| | Info | rmation | 24 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| C | hanges from Revision I (January 2015) to Revision J | Page |
|---|---|------|
| • | Changed the pinout diagram | 3 |
| • | Added a row for the thermal pad to the Pin Functions table | 4 |
| • | Changed multiple entries in the Absolute Maximum Ratings table | 4 |
| • | Added two rows to the Recommended Operating Conditions table | 5 |
| • | Deleted "active" or "inactive" from several timing requirements definitions | |
| • | Changed Equation 1 | 12 |
| | Added units to Equation 2 | |
| • | Added units to Equation 3 | 12 |
| • | Added units to Equation 4 | |
| | Changed V _{VREF} from 1.56 V to 1 V | |

Changes from Revision H (November 2013) to Revision I

| • | Changed Features list | 1 |
|---|---|---|
| • | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation | |
| | section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and | |
| | Mechanical, Packaging, and Orderable Information section | 5 |
| | | |

Changes from Revision G (May 2010) to Revision H

| • | Changed Features bullet | 1 |
|---|---|---|
| • | Changed I _{O(peak)} and deleted I _O in Absolute Maximum Ratings table | 4 |
| | Changed maximum digital pin voltage | |
| • | Added parameters to Logic-Level Inputs section of the ELECTRICAL CHARACTERISTICS | 5 |
| • | Changed Timing Requirements | 7 |
| - | | _ |

2



www.ti.com


Page

Page

Copyright © 2008–2017, Texas Instruments Incorporated



5 Pin Configuration and Functions



PWP PowerPAD[™] Package 28-Pin HTSSOP With Exposed Thermal Pad

Pin Functions

| PIN | PIN . | | PIN | | PIN | | DESCRIPTION |
|---------|-------|---------------------|--|--|-----|--|-------------|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | | | | |
| AOUT1 | 4 | 0 | Bridge A output 1. Connect to bipolar stepper motor winding A | | | | |
| AOUT2 | 25 | 0 | Bridge A output 2. Positive current is AOUT1 \rightarrow AOUT2 | | | | |
| BOUT1 | 11 | 0 | Bridge B output 1. Connect to bipolar stepper motor winding B | | | | |
| BOUT2 | 18 | 0 | Bridge B output 2. Positive current is BOUT1 \rightarrow BOUT2 | | | | |
| CP1 | 23 | PWR | Charge pump flying capacitor. Connect a 0.22- μ F capacitor between CP1 and CP2 | | | | |
| CP2 | 24 | PWR | Charge pump flying capacitor. Connect a 0.22- μ F capacitor between CP1 and CP2 | | | | |
| DECAY | 5 | I | Decay mode select. Voltage applied sets decay mode - see motor driver description for details. Bypass to GND with a 0.1-µF ceramic capacitor | | | | |
| DIR | 3 | I | Direction input. Level sets the direction of stepping | | | | |
| ENABLEn | 26 | I | Enable input. Logic high to disable device outputs, logic low to enable outputs | | | | |
| GND | 7, 21 | — | Device ground | | | | |
| HOMEn | 2 | 0 | Home position. Logic low when at home state of step table, logic high at other states | | | | |
| ISENA | 1 | I | Bridge A ground / I _{SENSE} . Connect to current sense resistor for bridge A | | | | |
| ISENB | 14 | I | Bridge B ground / I _{SENSE} . Connect to current sense resistor for bridge B | | | | |
| RCA | 6 | I | Bridge A blanking and off time adjust. Connect a parallel resistor and capacitor to GND - see motor driver description for details | | | | |
| RCB | 9 | I | Bridge B blanking and off time adjust. Connect a parallel resistor and capacitor to GND - see motor driver description for details | | | | |

(1) Directions: I = input, O = output, I/O = input/output, PWR = power

DRV8811 SLVS865J-SEPTEMBER 2008-REVISED APRIL 2017

www.ti.com

STRUMENTS

EXAS

Pin Functions (continued)

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
|-------------|-----|---------------------|---|--|
| NAME | NO. | ITPE | DESCRIPTION | |
| RESETn | 17 | I | Reset input. Active-low reset input initializes the indexer logic and disables the H-bridge outputs | |
| SLEEPn | 27 | I | Sleep mode input. Logic high to enable device, logic low to enter low-power sleep mode | |
| SRn | 16 | I | Synchronous rectification enable input. Active-low. When low, synchronous rectification is enabled. Weak internal pulldown. | |
| STEP | 19 | I | Step input. Rising edge causes the indexer to move one step | |
| USM0 | 13 | I | Microstep mode 0. USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step | |
| USM1 | 12 | I | Microstep mode 1. USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step | |
| VCC | 10 | PWR | Logic supply voltage. Connect to 3-V to 5-V logic supply. Bypass to GND with a 0.1-µF ceramic capacitor | |
| VCP | 22 | PWR | High-side gate drive voltage. Connect a 0.22- μ F ceramic capacitor to V _M | |
| VGD | 20 | PWR | Low-side gate drive voltage. Bypass to GND with a 0.22-µF ceramic capacitor | |
| VMA | 28 | PWR | Bridge A power supply. Connect to motor supply (8 V to 38 V). Both VMA and VMB must be connected to same supply. | |
| VMB | 15 | PWR | Bridge B power supply. Connect to motor supply (8 V to 38 V). Both VMA and VMB must be connected to same supply. | |
| VREF | 8 | I | Current set reference input. Reference voltage for winding current set | |
| Thermal pad | | — | Thermal pad. Connect to system ground with large copper plane for improved thermal dissipation. | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾ (2) (3)

| | | MIN | MAX | UNIT |
|---|---|------------|-------------------------|------|
| Power supply voltage range | VMA, VMB | -0.3 | 40 | V |
| Power supply voltage range | VCC | -0.3 | 7 | V |
| Digital pin voltage range | V _I : DIR, DECAY, ENABLEn, HOME, RCA, RCB, RESETn, SLEEPn, SRn, STEP, USM0, USM1 | -0.5 | 7 | V |
| Reference pin voltage range | VREF | -0.3 | 7 | V |
| Sense pin voltage range | ISENA, ISENB ⁽⁴⁾ | -0.875 | 0.875 | V |
| Output pin voltage range | AOUT1, AOUT2, BOUT1, BOUT2 | -0.7 | V _{VM} + 0.7 | V |
| Gate-drive pin-voltage range | VGD | -0.3 | 8 | V |
| Charge pump pin voltage range | VCP, CP2 | -0.3 | V _{VM} + 12 | V |
| | CP1 | -0.3 | V_{VM} | |
| Peak motor drive output current, IO(| peak) | Internally | limited | |
| Operating virtual junction temperatu | re range, T _J | -40 | 150 | °C |
| Operating ambient temperature range | ge, T _A | -40 | 85 | °C |
| Storage temperature range, T _{stg} | | -60 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Power dissipation and thermal limits must be observed.

(4) Transients of ± 1 V for less than 25 ns are acceptable.



6.2 ESD Ratings

| | | | VALUE | UNIT |
|--|--|---|-------|------|
| V _(COD) Electrostatic discharge | Electrostatio disabarga | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2500 | V |
| | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | v | |
| | | | | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|------------------|---|-----|-----|-----------------|------|
| V_{VMx} | Motor power supply voltage range ⁽¹⁾ | 8 | | 38 | V |
| V _{CC} | Logic power supply voltage range | 3 | | 5.5 | V |
| V_{VREF} | VREF input voltage | 0 | | V _{CC} | V |
| R _X | R _X resistance value | 12 | 56 | 100 | kΩ |
| C _X | C _X capacitance value | 470 | 680 | 1500 | pF |

(1) Both VMx pins must be connected to the same supply voltage.

6.4 Thermal Information

| | | DRV8811 | |
|-----------------------|--|--------------|------|
| | THERMAL METRIC ⁽¹⁾ | PWP (HTSSOP) | UNIT |
| | | 28 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 31.4 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 19.3 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 11.5 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 0.4 | °C/W |
| Ψјв | Junction-to-board characterization parameter | 11.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 2.8 | °C/W |

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

6.5 Electrical Characteristics

over operating ambient temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|-----------------------|------|-----------------------|------|
| POWER | RSUPPLIES | | | | | |
| I_{VM} | V _M operating supply current | $V_{M} = 35 \text{ V}, \text{ f}_{PWM} < 50 \text{ KHz}$ | | 4.5 | 8 | mA |
| I _{VCC} | V _{CC} operating supply current | f _{PWM} < 50 KHz | | 0.4 | 4 | mA |
| I _{VMQ} | V _M sleep mode supply current | V _M = 35 V | | 12 | 20 | μA |
| I _{VCCQ} | V _{CC} sleep mode supply current | | | 5 | 20 | μA |
| \ <i>\</i> | V _M undervoltage lockout voltage | V _M rising | | 6.7 | 8 | V |
| V _{UVLO} V _{CC} undervoltage lockout voltage | | V _{CC} rising | | 2.71 | 2.95 | V |
| VREF I | NPUT, CURRENT CONTROL ACCUR | ACY | | | | |
| I _{VREF} | VREF input current | V _{VREF} = 3.3 V | -3 | | 3 | μA |
| | | V _{VREF} = 2 V, 70% to 100% current | -5% | | 5% | |
| ΔI_{CHOP} | Chopping current accuracy | V _{VREF} = 2 V, 20% to 56% current | -10% | | 10% | |
| LOGIC- | LEVEL INPUTS | | | | | |
| VIL | Input low voltage | | | | 0.3 × V _{CC} | V |
| VIH | Input high voltage | | 0.7 × V _{CC} | | | V |
| IIL | Input low current | $V_{I} = 0.3 \times V_{CC}$ | -20 | | 20 | μA |
| I _{IH} | Input high current | $VIN = 0.3 \times V_{CC}$ | -20 | | 20 | μA |
| R _{PU} | Pullup resistance | ENABLEn, RESETn | | 1 | | MΩ |
| R _{PD} | Pulldown resistance | DIR, STEP, SLEEPn, USM1, USM0, SRn | | 1 | | MΩ |

Copyright © 2008–2017, Texas Instruments Incorporated



Electrical Characteristics (continued)

over operating ambient temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|-----------|---------------|-----------|------|
| HOMEr | OUTPUT | - <u>-</u> | u. | | | |
| V _{OL} | Output low voltage | I _O = 200 μA | | | 0.3 × VCC | V |
| V _{OH} | Output high voltage | I _O = -200 μA | 0.7 × VCC | | | V |
| DECAY | ' INPUT | | | | | |
| V _{IL} | Input low threshold voltage | For fast decay mode | | 0.21 × VCC | | V |
| V _{IH} | Input high threshold voltage | For slow decay mode | | 0.6 × VCC | | V |
| H-BRID | GE FETS | | | | | |
| - | HS FET on resistance | $V_{M} = 24 V, I_{O} = 2.5 A, T_{J} = 25^{\circ}C$ | | 0.50 | | Ω |
| r _{DS(on)} | HS FET OIT resistance | $V_{M} = 24 \text{ V}, \text{ I}_{O} = 2.5 \text{ A}, \text{ T}_{J} = 85^{\circ}\text{C}$ | | 0.60 | 0.75 | Ω |
| _ | | $V_{M} = 24 V, I_{O} = 2.5 A, T_{J} = 25^{\circ}C$ | | 0.50 | | Ω |
| r _{DS(on)} | LS FET on resistance | $V_{\rm M} = 24$ V, $I_{\rm O} = 2.5$ A, $T_{\rm J} = 85^{\circ}{\rm C}$ | | 0.60 | 0.75 | Ω |
| I _{OFF} | | | -20 | | 20 | μA |
| мотор | R DRIVER | | • | | | |
| t _{OFF} | Off-time | Rx = 56 kΩ, Cx = 680 pF | 30 | 38 | 46 | μS |
| t _{BLANK} | Current-sense blanking time | Rx = 56 kΩ, Cx = 680 pF | 700 | 950 | 1200 | ns |
| t _{DT} | Dead time ⁽¹⁾ | SRn = 0 | 100 | 475 | 800 | ns |
| PROTE | CTION CIRCUITS | | u | | | |
| I _{OCP} | Overcurrent protection trip level | | 2.5 | 4.5 | 6.5 | А |
| t _{TSD} | Thermal shutdown temperature ⁽¹⁾ | Die temperature | 150 | 160 | 180 | °C |

(1) Not tested in production - guaranteed by design.



6.6 Timing Requirements

over operating ambient temperature range (unless otherwise noted) (see Figure 1)

| | | | MIN | TYP | MAX | UNIT |
|----|-----------------------|--|-----|-----|-----|------|
| 1 | f _{STEP} | Step frequency | | | 500 | kHz |
| 2 | t _{WH(STEP)} | Pulse duration, STEP high | 1 | | | μS |
| 3 | t _{WL(STEP)} | Pulse duration, STEP low | 1 | | | μS |
| 4 | t _{SU(STEP)} | Setup time, command before STEP rising | 200 | | | ns |
| 5 | t _{H(STEP)} | Hold time, command after STEP rising | 200 | | | ns |
| 6 | t _{WAKE} | Wakeup time, SLEEPn high to STEP input accepted | | | 1 | ms |
| 7 | t _{SLEEP} | Sleep time, SLEEPn low to outputs disabled | | | 5 | μS |
| 8 | t _{ENABLE} | Enable time, ENABLEn high to outputs enabled | | | 20 | μS |
| 9 | t _{DISABLE} | Disable time, ENABLEn low to outputs disabled | | | 20 | μS |
| 10 | t _{RESETR} | Reset release time, RESETn high to outputs enabled | | | 5 | μs |
| 11 | t _{RESET} | Reset time, RESETn low to outputs disabled | | | 5 | μS |

6.7 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|-----------------------------|-----------------------------------|-----|-----|------|------|
| MOTOR | DRIVER | | | | | |
| t _{OFF} | Off-time | $Rx = 56 k\Omega$, $Cx = 680 pF$ | 30 | 38 | 46 | μS |
| t _{BLANK} | Current-sense blanking time | Rx = 56 kΩ, Cx = 680 pF | 700 | 950 | 1200 | ns |
| t _{DT} | Dead time ⁽¹⁾ | SRn = 0 | 100 | 475 | 800 | ns |

(1) Not tested in production - guaranteed by design.





Figure 1. Timing Diagram

DRV8811 SLVS865J-SEPTEMBER 2008-REVISED APRIL 2017 Texas Instruments

www.ti.com

6.8 Typical Characteristics





7 Detailed Description

7.1 Overview

The DRV8811 device is a highly configurable, integrated motor driver solution for bipolar stepper motors. The device integrates two H-bridges, current sense and regulation circuitry, and a microstepping indexer. The DRV8811 device can be powered with a supply voltage between 8 V and 38 V and is capable of providing an output current up to 1.9 A full-scale.


A simple STEP and DIR interface allows for easy interfacing to the controller. The internal indexer is able to execute high-accuracy microstepping without requiring the controller to manage the current regulation loop.

The current regulation is highly configurable, with three decay modes of operation. They are fast, slow, and mixed decay, which can be selected depending on the application requirements. The DRV8811 device also provides configurable blanking, off time, and mixed decay, in order to adjust to a wide range of motors.

A low-power sleep mode is incorporated which allows for minimal power consumption when the system is idle.



7.2 Functional Block Diagram




7.3 Feature Description

7.3.1 PWM H-Bridge Drivers

The DRV8811 device contains two H-bridge motor drivers with current-control PWM circuitry, and a microstepping indexer. A block diagram of the motor control circuitry is shown in Figure 6.



Feature Description (continued)





7.3.2 Current Regulation

The PWM chopping current is set by a comparator, which compares the voltage across a current-sense resistor, multiplied by a factor of 8, with a reference voltage. The reference voltage is input from the VREF pin. The full-scale (100%) chopping current is calculated as follows:

Feature Description (continued)

$$I_{CHOP}$$
 (A) = $\frac{V_{VREF}$ (V)}{8 × R_{SENSE} (Ω)

Example:

If a $0.22-\Omega$ sense resistor is used and the VREF pin is 3.3 V, the full-scale (100%) chopping current is $3.3 \text{ V} / (8 \times 0.22 \Omega) = 1.875 \text{ A}.$

The reference voltage is also scaled by an internal DAC that allows torgue control for fractional stepping of a bipolar stepper motor, as described in the *Microstepping Indexer* section.

When a winding is activated, the current through it rises until it reaches the chopping current threshold described previously: then the current is switched off for a fixed off-time. The off-time is determined by the values of a resistor and capacitor connected to the RCA (for bridge A) and RCB (for bridge B) pins. The off-time is approximated by:

$$t_{OFF} (\mu s) = R (\Omega) \times C (nF)$$

To avoid falsely tripping on transient currents when the winding is first activated, a blanking period is used immediately after turning on the FETs, during which the state of the current-sense comparator is ignored. The blanking time is determined by the value of the capacitor connected to the RCx pin and is approximated by:

$$t_{BLANK}$$
 (ns) = 1400 (Ω) × C (nF)

7.3.3 Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 7, Item 1. The current flow direction shown indicates positive current flow in Table 2.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. If synchronous rectification is enabled (SRn pin logic low), the opposite FETs are turned on; as the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. If SRn is high, current is recirculated through the body diodes, or through external Schottky diodes. Fast-decay mode is shown in Figure 7, Item 2.

In slow-decay mode, winding current is recirculated by enabling both of the low-side FETs in the bridge. This is shown in Figure 7, Item 3.

Copyright © 2008–2017, Texas Instruments Incorporated

FXAS

(1)

(2)

(3)



Feature Description (continued)




Figure 7. Decay Mode

The DRV8811 device also supports a mixed decay mode. Mixed decay mode begins as fast decay, but after a period of time switches to slow decay mode for the remainder of the fixed off-time.

Fast and mixed decay modes are only active if the current through the winding is decreasing; if the current is increasing, then slow decay is always used.

Which decay mode is used is selected by the voltage on the DECAY pin. If the voltage is greater than 0.6 × V_{CC} , slow decay mode is always used. If DECAY is less than 0.21 × V_{CC} , the device operates in fast decay mode when the current through the winding is decreasing. If the voltage is between these levels, mixed decay mode is enabled.

In mixed decay mode, the voltage on the DECAY pin sets the point in the cycle that the change to slow decay mode occurs. This time can be approximated by:

$$t_{FD} (\mu s) = R (\Omega) \times C (nF) \times ln \left(\frac{0.6 \times V_{CC} (V)}{V_{DECAY} (V)} \right)$$
(4)

Operation of the blanking, fixed off time, and mixed decay mode is illustrated in Figure 8.

Feature Description (continued)




Figure 8. PWM

7.3.4 Microstepping Indexer

Built-in indexer logic in the DRV8811 device allows a number of different stepping configurations. The USM1 and USM0 pins are used to configure the stepping format as shown in Table 1:

| USM1 | USMO | STEP MODE | | | | | | | | | |
|------|------|----------------------------------|--|--|--|--|--|--|--|--|--|
| 0 | 0 | Full step (2-phase excitation) | | | | | | | | | |
| 0 | 1 | 1/2 step (1-2 phase excitation) | | | | | | | | | |
| 1 | 0 | 1/4 step (W1-2 phase excitation) | | | | | | | | | |
| 1 | 1 | 1/8 step (phase excitation) | | | | | | | | | |

Table 1. Microstepping Selection Bits

Table 2 shows the relative current and step directions for different settings of USM1 and USM0. At each rising edge of the STEP input, the indexer travels to the next state in the table. The direction is shown with the DIR pin high; if the DIR pin is low the sequence is reversed. Positive current is defined as xOUT1 = positive with respect to xOUT2.

Note that the home state is 45 degrees. This state is entered at power up or device reset. The HOMEn output pin is driven low in this state. In all other states it is driven logic high.

| Table 2. | Microstepping | g Indexer |
|----------|---------------|-----------|
|----------|---------------|-----------|

| FULL STEP USM = 00 | 1/2 STEP USM = 01 | 1/4 STEP USM = 10 | 1/8 STEP USM = 11 | AOUTX CURRENT (% FULL-SCALE) | BOUTx CURRENT (% FULL-SCALE) | STEP ANGLE (DEGREES) |
|-----------------------|----------------------|----------------------|----------------------|------------------------------------|------------------------------------|-------------------------|
| | 1 | 1 | 1 | 100 | 0 | 0 |
| | | | 2 | 98 | 20 | 11.325 |
| | | 2 | 3 | 92 | 38 | 22.5 |
| | | | 4 | 83 | 56 | 33.75 |
| 1 | 2 | 3 | 5 | 71 | 71 | 45 (home state) |
| | | | 6 | 56 | 83 | 56.25 |
| | | 4 | 7 | 38 | 92 | 67.5 |
| | | | 8 | 20 | 98 | 78.75 |



DRV8811 SLVS865J – SEPTEMBER 2008 – REVISED APRIL 2017

| FULL STEP USM = 00 | 1/2 STEP USM = 01 | 1/4 STEP USM = 10 | 1/8 STEP USM = 11 | AOUTx CURRENT (% FULL-SCALE) | BOUTx CURRENT (% FULL-SCALE) | STEP ANGLE (DEGREES) | | | | | | |
|-----------------------|----------------------|----------------------|----------------------|------------------------------------|------------------------------------|-------------------------|--|--|--|--|--|--|
| | 3 | 5 | 9 | 0 | 100 | 90 | | | | | | |
| | | | 10 | -20 | 98 | 101.25 | | | | | | |
| | | 6 | 11 | -38 | 92 | 112.5 | | | | | | |
| | | | 12 | -56 | 83 | 123.75 | | | | | | |
| 2 | 4 | 7 | 13 | -71 | 71 | 135 | | | | | | |
| | | | 14 | -83 | 56 | 146.25 | | | | | | |
| | | 8 | 15 | -92 | 38 | 157.5 | | | | | | |
| | | | 16 | -98 | 20 | 168.75 | | | | | | |
| | 5 | 9 | 17 | -100 | 0 | 180 | | | | | | |
| | | | 18 | -98 | -20 | 191.25 | | | | | | |
| | | 10 | 19 | -92 | -38 | 202.5 | | | | | | |
| | | | 20 | -83 | -56 | 213.75 | | | | | | |
| 3 | 6 | 11 | 21 | -71 | -71 | 225 | | | | | | |
| | | | 22 | -56 | -83 | 236.25 | | | | | | |
| | | 12 | 23 | -38 | -92 | 247.5 | | | | | | |
| | | | 24 | -20 | -98 | 258.75 | | | | | | |
| | 7 | 13 | 25 | 0 | -100 | 270 | | | | | | |
| | | | 26 | 20 | -98 | 281.25 | | | | | | |
| | | 14 | 27 | 38 | -92 | 292.5 | | | | | | |
| | | | 28 | 56 | -83 | 303.75 | | | | | | |
| 4 | 8 | 15 | 29 | 71 | -71 | 315 | | | | | | |
| | | | 30 | 83 | -56 | 326.25 | | | | | | |
| | | 16 | 31 | 92 | -38 | 337.5 | | | | | | |
| | | | 32 | 98 | -20 | 348.75 | | | | | | |

Table 2. Microstepping Indexer (continued)

7.3.5 Protection Circuits

7.3.5.1 Overcurrent Protection (OCP)

If the current through any FET exceeds the preset overcurrent threshold, all FETs in the H-bridge are disabled until the ENABLEn pin has been brought high and then back low, or power is removed and re-applied. Overcurrent conditions are sensed in both directions; that is, any short to ground, supply, or across the motor winding results in an overcurrent shutdown.

Note that overcurrent protection does not use the current-sense circuitry used for PWM current control and is independent of the I_{SENSE} resistor value or V_{VREF} voltage. Additionally, in the case of an overcurrent event, the microstepping indexer is reset to the home state.

7.3.5.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device are shut down and the indexer is reset to the home state. Once the die temperature has fallen to a safe level, operation resumes.

7.3.5.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage-lockout threshold voltage, all circuitry in the device is disabled and the indexer is reset to the home state. Operation resumes when VM rises above the UVLO threshold.



7.4 Device Functional Modes

7.4.1 RESETn, ENABLEn and SLEEPn Operation

The RESETn pin, when driven low, resets the indexer to the home position shown in Table 2. It also disables the H-bridge drivers. The STEP input is ignored while RESETn is active.

The ENABLEn pin is used to control the output drivers. When ENABLEn is low, the output H-bridges are enabled. When ENABLEn is high, the H-bridges are disabled and the outputs are in a high-impedance state.

Note that when ENABLEn is high, the input pins and control logic, including the indexer (STEP and DIR pins) are still functional.

The SLEEPn pin is used to put the device into a low-power state. If SLEEPn is low, the H-bridges are disabled, the gate drive charge pump is stopped, and all internal clocks are stopped. In this state, all inputs are ignored until the SLEEPn pin returns high.



8 Application and Implementation

NOTE

Information in the following application section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8811 device is used for bipolar stepper-motor control. The microstepping motor driver provides precise regulation of the coil current and ensures a smooth rotation from the stepper motor.

8.2 Typical Application

Figure 9 shows a common system application of the DRV8811 device.




Figure 9. Typical Application Schematic



Typical Application (continued)

8.2.1 Design Requirements

| DESIGN PARAMETER | REFERENCE | EXAMPLE VALUE | | | | | | | | |
|----------------------------|-----------------|-------------------|--|--|--|--|--|--|--|--|
| Supply voltage | VM | 24 V | | | | | | | | |
| Motor winding resistance | RL | 4 Ω | | | | | | | | |
| Motor winding inductance | ١ | 3.7 mH | | | | | | | | |
| Motor full-step angle | θ_{step} | 1.8° | | | | | | | | |
| Target microstepping level | n _m | 8 µsteps per step | | | | | | | | |
| Target motor speed | V | 120 rpm | | | | | | | | |
| Target full-scale current | I _{FS} | 1.25 A | | | | | | | | |

Table 3, Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8811 device requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency f_{step} must be applied to the STEP pin.

If the target motor start-up speed is too high, the motor does not spin. Make sure that the motor can support the target speed, or implement an acceleration profile to bring the motor up to speed.

For a desired motor speed (v), microstepping level (nm), and motor full step angle (θ_{step}),

$$f_{step} (\mu steps / sec ond) = \frac{v \left(\frac{rotations}{minute}\right) \times 360 \left(\frac{\circ}{rotation}\right) \times n_m \left(\frac{\mu steps}{step}\right)}{60 \left(\frac{sec \,onds}{minute}\right) \times \theta_{step} \left(\frac{\circ}{step}\right)}$$
(5)
$$f_{step} (\mu steps / sec ond) = \frac{120 \left(\frac{rotations}{minute}\right) \times 360 \left(\frac{\circ}{rotation}\right) \times 8 \left(\frac{\mu steps}{step}\right)}{60 \left(\frac{sec \,onds}{minute}\right) \times 1.8 \left(\frac{\circ}{step}\right)}$$
(6)

 θ_{step} can be found in the stepper motor data sheet or written on the motor itself.

For the DRV8811 device, the microstepping level is set by the USMx pins. Higher microstepping means a smother motor motion and less audible noise, but increases switching losses and require a higher f_{step} to achieve the same motor speed.

8.2.2.2 Current Regulation

In a stepper motor, the set full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity depends on the V_{VREF} analog voltage and the sense resistor value (R_{SENSE}). During stepping, I_{FS} defines the current chopping threshold (I_{TRIP}) for the maximum current step. The gain of DRV8811 device is set for 8 V/V.

$$I_{FS}(A) = \frac{V_{VREF}(V)}{A_v \times R_{SENSE}(\Omega)} = \frac{V_{VREF}(V)}{8 \times R_{SENSE}(\Omega)}$$
(7)

To achieve I_{FS} = 1.25 A with R_{SENSE} of 0.1 Ω , V_{VREF} should be 1 V.

8.2.2.3 Decay Modes

The DRV8811 device supports three different decay modes: slow decay, fast decay, and mixed decay. The current through the motor windings is regulated using a fixed off-time scheme.



This means that the current increases until it reaches the current chopping threshold (I_{TRIP}), after which it enters the configured decay mode for a fixed period of time. The cycle then repeats after the decay period expires.

The blanking time t_{BLANK} defines the minimum drive time for the current chopping. I_{TRIP} is ignored during t_{BLANK} , so the winding current may overshoot the trip level.

Noise Filter Off Noise Filter Off Stop STEP STEP OUTA_I OUTA_ 100.000 Hz 434.085 Hz 2.00ms / 40.0mA 100,us / 184m/ -920.000,0 19:55:00 💼 5.00 V 20:00:23 🚹 5.00 V 1)Fre Figure 10. Mixed Decay Figure 11. Slow Decay on Increasing Steps Noise Filter Off Stop 1 STEP 100.us / 920mA 2.40627kHz 2.51000ms ουτά 5.00 V 3.200kHz ? 20:04:54 200mA Freq 4 Figure 12. Mixed Decay on Decreasing Steps

8.2.3 Application Curves



9 Power Supply Recommendations

9.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor-drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power supply capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The device data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 13. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines


The VMA and VMB pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1 μ F rated for VM. This capacitor should be placed as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.

The VMA and VMB pins must be bypassed to ground using an appropriate bulk capacitor. This component may be an electrolytic and should be located close to the DRV8811 device.

A low-ESR ceramic capacitor must be placed between the CP1 and CP2 pins. TI recommends a value of 0.22 μ F rated for VM. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed between the VM and VCP pins. TI recommends a value of 0.22 μ F rated for 16 V. Place this component as close to the pins as possible.

Ensure proper connection of the DRV8811 thermal pad to the PCB. The thermal pad should be connected to a copper plane that is connected to GND. The copper plane should have a large area to allow for thermal dissipation from the DRV8811 device.



10.2 Layout Example





10.3 Thermal Information

The DRV8811 device has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.


Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.1 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.


For details about how to design the PCB, see TI Application Report SLMA002, PowerPAD[™] Thermally Enhanced Package and TI Application Brief SLMA004, PowerPAD[™] Made Easy, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. Figure 18 shows thermal resistance vs copper plane area for a single-sided PCB with 2-oz. copper heatsink area. It can be seen that the heatsink effectiveness increases rapidly to about 20 cm², then levels off somewhat for larger areas.





Thermal Information (continued)



10.4 Power Dissipation

Power dissipation in the DRV8811 device is dominated by the power dissipated in the output FET resistance, or $r_{DS(on)}$. Average power dissipation when running a stepper motor can be roughly estimated by:

$$P_{TOT} = 4 \times r_{DS(on)} \times (I_{OUT(RMS)})^2$$

where P_{TOT} is the total power dissipation, $r_{DS(on)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7× the full-scale output current setting. The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the DRV8811 device is dependent on ambient temperature and heatsinking. Figure 15 and Figure 16 show how the maximum allowable power dissipation varies according to temperature and PCB construction. Figure 15 shows data for a JEDEC 2-layer low-K board with 2-oz. copper, 76 mm × 114 mm × 1.6 mm thick, with either no backside copper or a 24 cm² copper area on the backside. Similarly, Figure 16 shows data for a JEDEC 4-layer high-K board with 1-oz. copper, 76 mm × 114 mm × 1.6 mm thick, and a solid internal ground plane. In this case, the thermal pad is tied to the ground plane using thermal vias, and no additional outer layer copper.

Note that $r_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink. See Figure 17.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- 1. PowerPAD[™] Thermally Enhanced Package
- 2. PowerPAD[™] Made Easy
- 3. Current Recirculation and Decay Modes
- 4. Calculating Motor Driver Power Dissipation
- 5. Understanding Motor Driver Current Ratings

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| DRV8811PWP | LIFEBUY | HTSSOP | PWP | 28 | 50 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | DRV8811 | |
| DRV8811PWPR | ACTIVE | HTSSOP | PWP | 28 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | DRV8811 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are no | ominal |
|------------------------|--------|
|------------------------|--------|

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8811PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |



PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8811PWPR | HTSSOP | PWP | 28 | 2000 | 350.0 | 350.0 | 43.0 |

TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| DRV8811PWP | PWP | HTSSOP | 28 | 50 | 530 | 10.2 | 3600 | 3.5 |

PWP 28

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B


PWP0028C



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0028C

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0028C

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated