## ISO35T Isolated 3.3V RS-485 Transceiver With Integrated Transformer Driver

## 1 Features

- Designed for RS-485 and RS-422 Applications
- Signaling Rates up to 1 Mbps
- 1/8 Unit Load - up to 256 Nodes on a Bus
- Thermal Shutdown Protection
- Typical Efficiency > 60\% (load $=100 \mathrm{~mA})$
- See SLUU470
- Low-Driver Bus Capacitance 16 pF (Typical)
- Fail-Safe Receiver for Bus Open, Short, Idle
- Logic Inputs are 5-V Tolerant
- $50-\mathrm{kV} / \mu \mathrm{s}$ Typical Transient Immunity
- Bus-Pin ESD Protection
- 16-kV HBM Between Bus-Pins and GND2
- 6-kV HBM Between Bus-Pins and GND1
- Safety and Regulatory Approvals
- 4242 V $_{\text {PK }}$ Basic Insulation per DIN EN IEC 60747-17 (VDE 0884-17)
- $2500 \mathrm{~V}_{\text {RMS }}$ Isolation for 1 minute per UL 1577
- CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 Standards


## 2 Applications

- Isolated RS-485/RS-422 Interfaces
- Factory Automation
- Motor/Motion Control
- HVAC and Building Automation Networks
- Networked Security Stations


## 3 Description

The ISO35T is an isolated differential line transceiver with integrated oscillator outputs that provide the primary voltage for an isolation transformer. The device is a full-duplex differential line transceiver for RS-485 and RS-422 applications that can easily be configured for half-duplex operation by connecting pin 11 to pin 14, and pin 12 to pin 13.

These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide $4242 V_{P K}$ of isolation per VDE for 60 s between the bus-line transceiver and the logic-level interface.
Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. The ISO35T can significantly reduce the risk of data corruption and damage to expensive control circuits.

The ISO35T is specified for use from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Device Information

|  |  |  |
| :--- | :--- | :---: |
| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| ISO35T | SOIC $(16)$ | $10.30 \mathrm{~mm} \times 7.50 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the datasheet.


Typical Application Circuit

## Table of Contents

1 Features ..... 1
6.16 Typical Characteristics. ..... 12
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Pin Configuration and Functions .....  3
Pin Functions ..... 3
6 Specifications ..... 4
6.1 Absolute Maximum Ratings. ..... 4
6.2 ESD Ratings ..... 4
6.3 Recommended Operating Conditions. ..... 4
6.4 Thermal Information .....
6.5 Power Ratings .....  6
6.6 Insulation Specifications ..... 6
6.7 Safety-Related Certifications ..... 7
6.8 Safety Limiting Values .....  7
6.9 Electrical Characteristics: Driver. ..... 8
6.10 Electrical Characteristics: Receiver ..... 8
6.11 Supply Current ..... 10
6.12 Transformer Driver Characteristics ..... 10
6.13 Switching Characteristics: Driver. ..... 11
6.14 Switching Characteristics: Receiver ..... 11
6.15 Insulation Characteristics Curves ..... 11
7 Parameter Measurement Information ..... 14
8 Detailed Description. ..... 18
8.1 Overview. ..... 18
8.2 Functional Block Diagram ..... 18
8.3 Device Functional Modes ..... 18
9 Application and Implementation. ..... 21
9.1 Application Information ..... 21
9.2 Typical Application. ..... 21
10 Power Supply Recommendations ..... 24
11 Layout ..... 24
11.1 Layout Guidelines ..... 24
11.2 Layout Example. ..... 25
12 Device and Documentation Support ..... 26
12.1 Documentation Support ..... 26
12.2 Community Resources ..... 26
12.3 Trademarks ..... 26
12.4 Electrostatic Discharge Caution. ..... 26
12.5 Glossary ..... 26
13 Mechanical, Packaging, and Orderable Information ..... 26

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (October 2015) to Revision E (August 2023) ..... Page

- Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations ..... 6
- Updated electrical and switching characteristics to match device performance ..... 8
Changes from Revision C (July 2011) to Revision D (October 2015) ..... Page
- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..... 1
- VDE standard changed to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ..... 1
Changes from Revision B (June 2011) to Revision C (July 2011) ..... Page
Changes from Revision A (March 2011) to Revision B (May 2011) ..... Page
- Changed pin 16 From: $\mathrm{V}_{\mathrm{CC} 1}$ To: $\mathrm{V}_{\mathrm{CC} 2}$ in the DW Package drawing. .....  .3
Changes from Revision * (November 2010) to Revision A (March 2011) ..... Page
- Changed the data sheet From: Product Preview To: Production data. .....  1
- Changed the designator of common mode voltage in Recommended operating condition to $\mathrm{V}_{1}$ ..... 4


## 5 Pin Configuration and Functions

| D1以 1 － | 16 V CC 2 |
| :---: | :---: |
| D2脭 2 | 15 m GND2 |
|  | 14 T A |
| $\mathrm{V}_{\mathrm{CC} 1} \mathrm{M}^{4}$ | 13 D ${ }^{\text {B }}$ |
| R［ 5 | 12 T Z |
| REM 6 | $11 \mathrm{~T} Y$ |
| DEM 7 | $10 ⿴ 囗 十$ NC |
| D凹8 | 9 T GND2 |

Figure 5－1．DW Package 16－Pin SOIC Top View

## Pin Functions

| PIN |  | I／O |  |
| :--- | :---: | :---: | :--- |
| NAME | NO． |  |  |
| A | 14 | I | Non－inverting Receiver Input |
| B | 13 | I | Inverting Receiver Input |
| D | 8 | I | Driver Input |
| D1 | 1 | O | Transformer Driver Terminal 1，Open－Drain Output |
| D2 | 2 | O | Transformer Driver Terminal 2，Open－Drain Output |
| DE | 7 | I | Driver Enable Input |
| GND1 | 3 | - | Logic－side Ground |
| GND2 | 9,15 | - | Bus－side Ground．Both pins are internally connected． |
| NC | 10 | - | No Connect．This pin is not connected to any internal circuitry． |
| R | 5 | O | Receiver Output |
| RE | 6 | I | Receiver Enable Input．This pin has complementary logic． |
| V CC1 | 4 | - | Logic－side Power Supply |
| VCC2 | 16 | - | Bus－side Power Supply |
| Y | 11 | O | Non－inverting Driver Output |
| Z | 12 | O | Inverting Driver Output |

ISO35T

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{(2)}$ | Supply voltage, $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$ | -0.3 | 6 |
| $\mathrm{~V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{Z}}$ | Voltage at any bus I/O terminal (A,B,Y,Z) | -9 | 14 |
| $\mathrm{~V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}$ | Voltage at D1, D2 |  | 14 |
| $\mathrm{~V}_{(\text {TRANS })}$ | Voltage input, transient pulse, $\mathrm{A}, \mathrm{B}, \mathrm{Y}$, and Z <br> (through 100 2 , see Figure 27) | -50 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage input at any D, DE or RE terminal | 50 | V |
| $\mathrm{I}_{\mathrm{O}}$ | Receiver output current | -0.5 | V |
| $\mathrm{I}_{\mathrm{D} 1}, \mathrm{I}_{\mathrm{D} 2}$ | Transformer Driver Output Current | -10 | 6 |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction temperature | 10 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | 450 | mA |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

### 6.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {(ESD) }}$ | Human body model (HBM), per ANSI/ <br> ESDA/JEDEC JS-001(1) | Bus pins and GND1 | $\pm 6000$ | V |
| $\mathrm{~V}_{\text {(ESD) }}$ | Human body model (HBM), per ANSI/ <br> ESDA/JEDEC JS-001(1) | Bus pins and GND2 | $\pm 16000$ | V |
| $\mathrm{~V}_{\text {(ESD) }}$ | Human body model (HBM), per ANSI/ <br> ESDA/JEDEC JS-001(1) | All pins | $\pm 4000$ | V |
| $\mathrm{~V}_{\text {(ESD) }}$ | Charged device model (CDM), per <br> JEDEC specification JESD22-C101, all <br> pins $^{(2)}$ |  | $\pm 1500$ | V |
| $\mathrm{~V}_{(\text {ESD })}$ | Machine model (MM), ANSI/ <br> ESDS5.2-1996 |  | $\pm 200$ | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | Supply Voltage, Side 1 | 3 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Supply Voltage, Side 2 | 3 | 3.3 | 3.6 | V |
| $\mathrm{V}_{1}$ | Common Mode voltage at any bus terminal: A or B | -7 |  | 12 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage (D, DE, RE inputs) | 2 |  | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage (D, DE, $\overline{\mathrm{RE}}$ inputs) | 0 |  | 0.8 | V |
| $\mathrm{V}_{\text {ID }}$ | Differential input voltage, A with respect to B | -12 |  | 12 | V |
| $\mathrm{R}_{\mathrm{L}}$ | Differential load resistance | 54 | 60 |  | $\Omega$ |
| Io | Output current, Driver | -60 |  | 60 | mA |
| Io | Output current, Receiver | -8 |  | 8 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient temperature | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |


|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1/tui | Signaling rate |  |  | 1 | Mbps |

ISO35T

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | ISO35T <br> DW (SOIC) <br> 16 PINS | UNIT |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 80.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 43.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 49.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 13.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board characterization parameter | 41.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the no.

### 6.5 Power Ratings

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $P_{D}$ | Maximum power dissipation (both sides) | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3.6 \mathrm{~V}, \mathrm{TJ}=150^{\circ} \mathrm{C}, \mathrm{CL}=$ 15 pF , Input a $0.5 \mathrm{MHz} 50 \%$ duty cycle square wave |  |  | 373 | mW |

### 6.6 Insulation Specifications

| PARAMETER |  | TEST CONDITIONS | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | DW-16 |  |
| CLR | External clearance ${ }^{(1)}$ |  | Shortest terminal-to-terminal distance through air | 8 | mm |
| CPG | External creepage ${ }^{(1)}$ | Shortest terminal-to-terminal distance across the package surface | 8 | mm |
| DTI | Distance through the insulation | Minimum internal gap (internal clearance) | 8 | um |
| CTI | Comparative tracking index | DIN EN 60112 (VDE 0303-11); IEC 60112 | >400 | V |
|  | Material group | According to IEC 60664-1 | II |  |
|  | Overvoltage category per IEC 60664-1 | Rated mains voltage $\leq 150 \mathrm{~V}_{\mathrm{RMS}}$ | I-IV |  |
|  |  | Rated mains voltage $\leq 300 \mathrm{~V}_{\mathrm{RMS}}$ | I-III |  |
| DIN EN IEC 60747-17 (VDE 0884-17) ${ }^{(2)}$ |  |  |  |  |
| $\mathrm{V}_{\text {IORM }}$ | Maximum repetitive peak isolation voltage | AC voltage (bipolar) | 566 | $\mathrm{V}_{\mathrm{PK}}$ |
| $\mathrm{V}_{\text {IOTM }}$ | Maximum transient isolation voltage | $\begin{aligned} & V_{\text {TEST }}=V_{\text {IOTM }}, \\ & t=60 s \text { (qualification); } \\ & V_{\text {TEST }}=1.2 \times V_{\text {IOTM }}, \\ & t=1 \mathrm{~s}(100 \% \text { production) } \end{aligned}$ | 4242 | $\mathrm{V}_{\mathrm{PK}}$ |
| $\mathrm{q}_{\mathrm{pd}}$ | Apparent charge ${ }^{(3)}$ | Method b; At routine test (100\% production) $\begin{aligned} & \mathrm{V}_{\text {ini }}=1.2 \times \mathrm{V}_{\text {IOTM }}, \mathrm{t}_{\text {ini }}=1 \mathrm{~s} ; \\ & \mathrm{V}_{\mathrm{pd}(\mathrm{~m})}=1.5 \times \mathrm{V}_{\text {IORM }}, \mathrm{t}_{\mathrm{m}}=1 \mathrm{~s} \end{aligned}$ | $\leq 5$ | pC |
| $\mathrm{C}_{\mathrm{IO}}$ | Barrier capacitance, input to output ${ }^{(4)}$ | $\mathrm{V}_{\text {IO }}=0.4 \times \sin (2 \pi \mathrm{ft}), \mathrm{f}=1 \mathrm{MHz}$ | 2 | pF |
| $\mathrm{Cl}_{1}$ | Input capacitance to ground | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} / 2+0.4 \times \sin (2 \mathrm{fft}), \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2 | pF |
| $\mathrm{R}_{\mathrm{IO}}$ | Isolation resistance ${ }^{(4)}$ | $\mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $>10^{12}$ | $\Omega$ |
|  |  | $\mathrm{V}_{10}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{S}}=150^{\circ} \mathrm{C}$ | $>10^{9}$ |  |
|  | Pollution degree |  | 2 |  |
|  | Climatic category |  | 40/085/21 |  |
| UL 1577 |  |  |  |  |
| VISO | Maximum withstanding isolation voltage | $\begin{aligned} & V_{\text {TEST }}=V_{\text {ISO }}, t=60 \mathrm{~s} \text { (qualification), } \\ & V_{\text {TEST }}=1.2 \times V_{\text {ISO }}, t=1 \mathrm{~s}(100 \% \text { production) } \end{aligned}$ | 2500 | $\mathrm{V}_{\text {RMS }}$ |

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of
the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
(2) This coupler is suitable for basic electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
(3) Apparent charge is electrical discharge caused by a partial discharge (pd).
(4) All pins on each side of the barrier tied together creating a two-terminal device.

### 6.7 Safety-Related Certifications

| VDE | CSA | UL |
| :---: | :---: | :---: |
| Certified according to DIN EN IEC 60747-17 (VDE 0884-17) | Certified according to IEC 60950-1 and IEC 61010-1 | Certified according to UL 1577 Component Recognition Program |
| Basic insulation, <br> Maximum Transient Isolation Voltage, 4242 <br> $V_{\mathrm{PK}}$ <br> Maximum Surge Isolation Voltage, 4000 VPK <br> Maximum repetitive peak Isolation Voltage, $566 V_{P K}$ | $3000 \mathrm{~V}_{\text {RMS }}$ Isolation Rating; <br> Reinforced insulation per CSA 61010-1 and IEC 61010-1 150 V $_{\text {RMS }}$ working voltage; Basic insulation per CSA 61010-1 and IEC 61010-1 600 V $_{\text {RMS }}$ working voltage; Basic insulation per CSA 60950-1 and IEC 60950-1 $760 \mathrm{~V}_{\text {RMS }}$ working voltage | Single protection, $2500 \mathrm{~V}_{\mathrm{RMS}}$ |
| Certificate number: 40047657 | Master contract number: 220991 | File number: E181974 |

### 6.8 Safety Limiting Values

Safety limiting ${ }^{(1)}$ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

| PARAMETER |  | TEST CONDITIONS | MIN $\quad$ TYP | MAX | UNIT |
| :--- | :--- | :--- | ---: | :---: | :---: |
| DW-16 PACKAGE |  |  |  |  |  |
| IS | Safety input, output, or supply current | $R_{\theta J A}=80.5^{\circ} \mathrm{C} / \mathrm{W}, \mathrm{V}_{1}=3.6 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}$, <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, see \#none\# | 431 | mA |  |
| $\mathrm{~T}_{\mathrm{S}}$ | Maximum safety temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) The maximum safety temperature, $T_{\mathrm{S}}$, has the same value as the maximum junction temperature, $\mathrm{T}_{\mathrm{J}}$, specified for the device. The $I_{S}$ and $P_{S}$ parameters represent the safety current and safety power respectively. The maximum limits of $I_{S}$ and $P_{S}$ should not be exceeded. These limits vary with the ambient temperature, $T_{A}$.
The junction-to-air thermal resistance, $R_{\theta j \mathrm{~A}}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
$T_{J}=T_{A}+R_{\theta J A} \times P$, where $P$ is the power dissipated in the device.
$T_{J(\max )}=T_{S}=T_{A}+R_{\theta J A} \times P_{S}$, where $T_{J(\max )}$ is the maximum allowed junction temperature.
$P_{S}=I_{S} \times V_{1}$, where $V_{1}$ is the maximum input voltage.

ISO35T

### 6.9 Electrical Characteristics: Driver

All typical specs are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| $\mathrm{V}_{\text {OD }}$ | Driver differential-output voltage magnitude | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$, no load | 2.5 |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, See Figure 11 | 1.5 | 2 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ (RS-422), See Figure 11 | 2 | 2.3 |  | V |
|  |  | $\mathrm{V}_{\text {test }}$ from -7 V to +12 V , See Figure 12 | 1.5 |  |  | V |
| $\Delta \mid \mathrm{V}_{\text {OD }}$ | Change in differential output voltage between two states | See Figure 11 and Figure 12 | -200 |  | 200 | mV |
| $\mathrm{V}_{\text {OC(Ss) }}$ | Common-mode output voltage | See Figure 13 | 1 | 2.6 | 3 | V |
| $\Delta \mathrm{V}_{\text {Oc(SS }}$ | change in steady-state common-mode output voltage between two states | See Figure 13 | -100 |  | 100 | mV |
| $\mathrm{V}_{\mathrm{OC}(\mathrm{PP})}$ | Peak-to-peak common-mode output voltage | See Figure 13 |  | 0.5 |  | V |
| 1 | Input current | D, DE, $\mathrm{V}_{\text {I }}$ at 0 V or $\mathrm{V}_{\mathrm{CC} 1}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | High-impedance state output current | $\mathrm{V}_{\mathrm{Y}}$ or $\mathrm{V}_{\mathrm{Z}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or $3 \mathrm{~V}, \mathrm{DE}=0 \mathrm{~V}$; other input at 0 V |  |  | 90 | $\mu \mathrm{A}$ |
|  |  | $V_{Y}$ or $V_{Z}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or $3 \mathrm{~V}, \mathrm{DE}=0 \mathrm{~V}$; other input at 0 V | -10 |  |  | $\mu \mathrm{A}$ |
| $\operatorname{los}(\mathrm{P}){ }^{(1)}$ | Short-circuit output current | $V_{Y}$ or $V_{Z}=-7 V$ to $+12 V$, Figure 14; Other input at 0 V |  | 300 |  | mA |
| $\mathrm{los}(\mathrm{ss})^{(1)}$ | Short-circuit output current | $V_{Y}$ or $V_{Z}=-7 V$ to +12 V , Figure 14; Other input at 0 V | -250 |  | 250 | mA |
| $\mathrm{C}_{\text {OD }}$ | Differential output capacitance | $\mathrm{V}_{\mathrm{I}}=0.4 \sin (4 \mathrm{E} 6 \pi \mathrm{t})+0.5 \mathrm{~V}$, DE at 0 V |  | 16 |  | pF |

(1) This device has thermal shutdown and output current-limiting features to protect in short-circuit fault condition.

### 6.10 Electrical Characteristics: Receiver

All typical specs are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IT }+}$ | Positive-going input threshold voltage | $\mathrm{l}_{0}=-8 \mathrm{~mA}$ |  |  | -20 | mV |
| $\mathrm{V}_{\text {IT }}$ | Negative-going input threshold voltage | $\mathrm{l}_{0}=8 \mathrm{~mA}$ | -200 |  |  | mV |
| $\mathrm{V}_{\text {hys }}$ | Input hysteresis ( $\mathrm{V}_{\text {IT+}}-\mathrm{V}_{\text {IT- }}$ ) |  |  | 50 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\text {ID }}=200 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\text {ID }}=-200 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{O}(\mathrm{Z})}$ | Output high-impedance current | $\mathrm{V}_{\mathrm{O}}=0$ or $\mathrm{V}_{\mathrm{CC} 1}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC} 1}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $I_{A}$ or $I_{B}$ | Bus input current | $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=12 \mathrm{~V}$, Other input at 0 V |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=12 \mathrm{~V}, \mathrm{VCC}=0$, Other input at 0 V |  | 60 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=-7 \mathrm{~V}$, Other input at 0 V | -100 | -40 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0$, Other input at 0 V | -100 | -30 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current, $\overline{\mathrm{RE}}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low-level input current, $\overline{\mathrm{RE}}$ | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

All typical specs are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{ID}}$ | Differential input resistance | Measured between $\mathrm{A} \& \mathrm{~B}$ | 96 | MAX |
| $\mathrm{C}_{\mathrm{ID}}$ | Differential input capacitance | $\mathrm{V}_{\mathrm{I}}=0.4 \sin (4 E 6 \pi t)+0.5 \mathrm{~V}$ | kohm |  |

ISO35T
www.ti.com

### 6.11 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER ENABLED, RECEIVER DISABLED |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 1}{ }^{(1)}$ | DE \& $\overline{\mathrm{RE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC} 1}$ ( Driver and Receiver Enabled or Disabled), $\mathrm{D}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC} 1}$, No load |  | 4.5 | 8 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}{ }^{(1)}$ | $\overline{\mathrm{RE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC} 1}$, $\mathrm{DE}=0 \mathrm{~V}$ (driver disabled), No load |  | 7.5 | 13 | mA |
| $\mathrm{ICC2}^{(1)}$ | $\overline{\mathrm{RE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC} 1}$, $\mathrm{DE}=\mathrm{V}_{\mathrm{CC} 1}$ (driver enabled), $\mathrm{D}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC} 1}$, No load |  | 9 | 16 | mA |
| CMTI | See Figure 23 | 25 | 50 |  | kV/us |

(1) $\mathrm{I}_{\mathrm{CC} 1}$ and $\mathrm{I}_{\mathrm{CC} 2}$ are measured when device is connected to external power supplies, $\mathrm{V}_{\mathrm{CC} 1} \& \mathrm{~V}_{\mathrm{CC} 2}$. In this case, D 1 \& D 2 are open and disconnected from external transformer.

### 6.12 Transformer Driver Characteristics

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fosc | Oscillator frequency | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V} \pm 10 \%$, D 1 and D 2 connected to transformer | 300 | 400 | 550 | kHz |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch on resistance | D1 and D2 connected to $50 \Omega$ pullup resistors |  | 1 | 2.5 | ohm |
| $\mathrm{tr}_{\text {_ }} \mathrm{D}$ | D1, D2 output rise time | $V_{C C 1}=3.3 \mathrm{~V} \pm 10 \%$, See Figure 28, D1 and D2 connected to $50-\Omega$ pullup resistors |  | 70 |  | ns |
| $t_{\text {f }}$ D | D1, D2 output fall time | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V} \pm 10 \%$, See Figure 28 , D1 and D2 connected to $50-\Omega$ pullup resistors |  | 80 |  | ns |
| $\mathrm{f}_{\mathrm{St}}$ | Startup frequency | $\mathrm{V}_{\mathrm{CC} 1}=2.4 \mathrm{~V}, \mathrm{D} 1$ and D 2 connected to transformer |  | 350 |  | kHz |
| $t_{\text {BBM }}$ | Break before make time delay | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V} \pm 10 \%$, See Figure 28, D1 and D2 connected to $50-\Omega$ pullup resistors |  | 140 |  | ns |

### 6.13 Switching Characteristics: Driver

All typical specs are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 500-kbps DEVICES |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}$, $\mathrm{t}_{\text {PLH }}$ | Propagation delay | See Figure 15 |  | 205 | 340 | ns |
| PWD | Pulse width distortion ${ }^{(1)}$, $\left\|\mathrm{t}_{\text {PHL }}-\mathrm{t}_{\text {PLH }}\right\|$ | See Figure 15 |  | 1.5 |  | ns |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Differential output rise time and fall time | See Figure 15 | 120 | 180 | 300 | ns |
| $t_{\text {PzH }}$ | Propagation delay, high-impedance-to-high-level output | See Figure 16 |  |  | 530 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Propagation delay, high-level-to-highimpedance output | See Figure 16 |  |  | 205 | ns |
| $t_{\text {PLZ }}$ | Propagation delay, low-level to highimpedance output | See Figure 17 |  |  | 330 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Propagation delay, standby-to-low-level output | See Figure 17 |  |  | 530 | ns |

(1) Also known as pulse skew.

### 6.14 Switching Characteristics: Receiver

All typical specs are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=27^{\circ} \mathrm{C}$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 500-kbps DEVICES |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}$, $\mathrm{t}_{\text {PLH }}$ | Propagation delay | See Figure 19 |  | 85 | 115 | ns |
| PWD | Pulse Skew, \|t ${ }_{\text {PHL }}$ - $\mathrm{t}_{\text {PLH }} \mid$ | See Figure 19 |  |  | 13 | ns |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Differential output rise time and fall time | See Figure 19 |  | 1 | 4 | ns |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ | Propagation delay, high-impedance-to-high-level output, Propagation delay, high-impedance-to-low-level output | See Figure 20, DE at 0 V |  | 13 | 25 | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Propagation delay, high-level-to-highimpedance output, Propagation delay, low-level to high-impedance output | See Figure 21, DE at 0 V |  | 13 | 25 | ns |

### 6.15 Insulation Characteristics Curves



Figure 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package

### 6.16 Typical Characteristics



Figure 6-2. Supply Current vs Data Rate With No Load


Figure 6-4. Driver Propagation Delay vs Free-Air Temperature


Figure 6-3. Supply Current vs Data Rate With Load


Figure 6-5. Receiver Propagation Delay vs Free-Air Temperature


Figure 6-6. Driver Rise, Fall Time vs Free-Air Temperature


Figure 6-8. Differential Output Voltage vs Load Current


Figure 6-10. Receiver High-Level Output Current vs High-Level Output Voltage


Figure 6-7. Receiver Rise, Fall Time vs Free-Air Temperature


Figure 6-9. Receiver Low-Level Output Current vs Low-Level Output Voltage


Figure 6-11. Bus Input Current vs Input Voltage

## 7 Parameter Measurement Information



Figure 7-1. Driver VOD Test and Current Definitions



Figure 7-2. Driver $\mathrm{V}_{\mathrm{OD}}$ With Common-Mode Loading Test Circuit

Figure 7-3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage


Figure 7-4. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time $\mathbf{t}=\mathbf{0}$


Figure 7-5. Driver Switching Test Circuit and Voltage Waveforms


Generator: PRR $=50 \mathrm{kHz}, 50 \%$ duty
cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
Figure 7-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms


Figure 7-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform


Figure 7-8. Receiver Voltage and Current Definitions


Figure 7-9. Receiver Switching Test Circuit and Waveforms

ISO35T www.ti.com


Figure 7-10. Receiver Enable Test Circuit and Waveforms, Data Output High


Figure 7-11. Receiver Enable Test Circuit and Waveforms, Data Output Low


Figure 7-12. Transient Over-Voltage Test Circuit


Figure 7-13. Common-Mode Transient Immunity Test Circuit


Figure 7-14. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

ISO35T
www.ti.com

## 8 Detailed Description

### 8.1 Overview

ISO35T is an isolated full-duplex differential transceiver with integrated transformer driver. The integrated transformer driver supports elegant secondary power supply design. This device is rated to provide galvanic isolation up to $4242 \mathrm{~V}_{\mathrm{PK}}$ per VDE and $2500 \mathrm{~V}_{\mathrm{RMS}}$ per UL. It has active-high driver enable and active-low receiver enable to control the data flow. It is suitable for data transmission up to 1 Mbps .
When the driver enable pin, DE, is logic high, the differential outputs $Y$ and $Z$ follow the logic states at data input $D$. A logic high at $D$ causes $Y$ to turn high and $Z$ to turn low. In this case the differential output voltage defined as $\mathrm{V}_{\mathrm{OD}}=\mathrm{V}_{(\mathrm{Y})}-\mathrm{V}_{(\mathrm{Z})}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and $V_{O D}$ is negative. When $D E$ is low, both outputs turn high-impedance. In this condition the logic state at $D$ is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to $\mathrm{V}_{\mathrm{Cc}}$, thus, when left open while the driver is enabled, output $Y$ turns high and $Z$ turns low.

When the receiver enable pin, $\overline{R E}$, is logic low, the receiver is enabled. When the differential input voltage defined as $V_{I D}=V_{(A)}-V_{(B)}$ is positive and higher than the positive input threshold, $V_{I T+}$, the receiver output, $R$, turns high. When $\mathrm{V}_{I D}$ is negative and lower than the negative input threshold, $\mathrm{V}_{I T-}$, the receiver output, R , turns low. If $V_{I D}$ is between $V_{I T+}$ and $V_{I T-}$ the output is indeterminate. When $\overline{R E}$ is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of $\mathrm{V}_{\mathrm{ID}}$ are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

### 8.2 Functional Block Diagram



### 8.3 Device Functional Modes

Table 8-1 and Table 8-2 are the function tables for the ISO35T driver and receiver.
Table 8-1. Driver Function Table ${ }^{(1)}$

| INPUT | ENABLE | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| (D) | (DE) | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $H$ | H | H | L |
| L | H | L | H |
| X | L | $\mathrm{hi}-\mathrm{Z}$ | $\mathrm{hi}-\mathrm{Z}$ |
| X | OPEN | hi-Z | $\mathrm{hi}-\mathrm{Z}$ |
| OPEN | H | H | L |

(1) $\mathrm{H}=$ High Level, $\mathrm{L}=$ Low Level, $\mathrm{X}=$ Don't Care, hi-Z = High Impedance (Off)

Table 8-2. Receiver Function Table ${ }^{(1)}$

| DIFFERENTIAL INPUT <br> $\mathbf{V}_{\text {ID }}=\left(\mathbf{V}_{\mathbf{A}}-\mathbf{V}_{\mathbf{B}}\right)$ | ENABLE <br> $(\mathbf{R E})$ | OUTPUT <br> $(\mathbf{R})$ |
| :---: | :--- | :--- |
| $-0.02 \mathrm{~V} \leq \mathrm{V}_{\mathrm{ID}}$ | L | H |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\mathrm{ID}}-0.02 \mathrm{~V}$ | L | $?$ |
| $\mathrm{~V}_{\mathrm{ID}} \leq-0.2 \mathrm{~V}$ | L | L |
| X | H | $\mathrm{hi}-\mathrm{Z}$ |

Table 8-2. Receiver Function Table ${ }^{(1)}$ (continued)

| DIFFERENTIAL INPUT <br> $\mathbf{V}_{\mathbf{I D}}=\left(\mathbf{V}_{\mathbf{A}}-\mathbf{V}_{\mathbf{B}}\right)$ | ENABLE <br> $(\mathrm{RE})$ | OUTPUT <br> $(\mathbf{R})$ |
| :---: | :---: | :---: |
| X | OPEN | $\mathrm{hi}-\mathrm{Z}$ |
| Open circuit | L | H |
| Short Circuit | L | H |
| Idle (terminated) bus | L | H |

(1) $\mathrm{H}=$ High Level, L= Low Level, $\mathrm{X}=$ Don't Care, hi-Z = High Impedance (Off), ? = Indeterminate

### 8.3.1 Device I/O Schematics



Figure 8-1. Equivalent Circuit Schematics


Figure 8-2. Equivalent Circuit Schematics

## 9 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and Tl does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

ISO35T is a full-duplex RS-485 transceiver commonly used for asynchronous data transmission. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. To eliminate line reflections, each cable end is terminated with a termination resistor, $R(T)$, whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.


Figure 9-1. Typical RS-485 Network With Full-Duplex Transceivers

### 9.2 Typical Application



Figure 9-2. Typical Application Circuit

SLLSE26E - NOVEMBER 2010 - REVISED AUGUST 2023

### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

Table 9-1. Design Parameters

| PARAMETER | VALUE |
| :---: | :---: |
| Pullup and Pulldown Resistors | $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ |
| Decoupling Capacitors | 100 nF |

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Transient Voltages

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of ISO35T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

Figure 9-3 models the ISO35T bus IO connected to a noise generator. $\mathrm{C}_{\mathbb{I N}}$ and $\mathrm{R}_{\mathrm{IN}}$ is the device and any other stray or added capacitance or resistance across the A or B pin to GND2, $\mathrm{C}_{\text {ISO }}$ and $\mathrm{R}_{\text {ISO }}$ is the capacitance and resistance between GND1 and GND2 of ISO35T plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is shown in Equation 1 and will always be less than 16 V from $\mathrm{V}_{\mathrm{N}}$.

$$
\begin{equation*}
v_{G N D 2}=v_{N} \frac{Z_{\text {ISO }}}{Z_{\text {ISO }}+Z_{\text {IN }}} \tag{1}
\end{equation*}
$$

If ISO35T is tested as a stand-alone device, $R_{I N}=6 \times 10^{4} \Omega, C_{I N}=16 \times 10^{-12} \mathrm{~F}, \mathrm{R}_{\text {ISO }}=10^{9} \Omega$ and $\mathrm{C}_{\text {ISO }}=10^{-12} \mathrm{~F}$.
In Figure 9-3 the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, use Equation 2, or essentially all noise appears across the barrier.

$$
\begin{equation*}
\frac{v_{\mathrm{GND} 2}}{v_{\mathrm{N}}}=\frac{\mathrm{R}_{\mathrm{ISO}}}{R_{\mathrm{ISO}}+\mathrm{R}_{\mathrm{IN}}}=\frac{10^{9}}{10^{9}+6 \times 10^{4}} \tag{2}
\end{equation*}
$$

At very high frequency, Equation 3 is true and $94 \%$ of $\mathrm{V}_{\mathrm{N}}$ appears across the barrier.

$$
\begin{equation*}
\frac{\mathrm{v}_{\text {GND } 2}}{\mathrm{v}_{\mathrm{N}}}=\frac{\frac{1}{\mathrm{C}_{\text {ISO }}}}{\frac{1}{\mathrm{C}_{\text {ISO }}}+\frac{1}{\mathrm{C}_{\text {IN }}}}=\frac{1}{1+\frac{\mathrm{C}_{\text {ISO }}}{\mathrm{C}_{\text {IN }}}}=\frac{1}{1+\frac{1}{16}}=0.94 \tag{3}
\end{equation*}
$$

As long as $R_{I S O}$ is greater than $R_{I N}$ and $C_{I S O}$ is less than $C_{I N}$, most of transient noise appears across the isolation barrier, as it should.

We recommend the reader not test equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.


Figure 9-3. Noise Model

### 9.2.3 Application Curve

At maximum working voltage, ISO3086T isolation barrier has more than 28 years of life.


Figure 9-4. Time-Dependent Dielectric Breakdown Test Results

ISO35T
www.ti.com

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a $0.1-\mu \mathrm{F}$ bypass capacitor at input and output supply pins ( $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ ). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

## 11 Layout

### 11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately $3-\mathrm{MHz}$ to $3-\mathrm{GHz}$, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 11-1).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately $100 \mathrm{pF} / \mathrm{in}^{2}$.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use $\mathrm{V}_{\mathrm{CC}}$ and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply $0.1-\mu \mathrm{F}$ bypass capacitors as close as possible to the $\mathrm{V}_{\mathrm{CC}}-\mathrm{pins}$ of transceiver, UART, and controller ICs on the board.
- Use at least two vias for $\mathrm{V}_{\mathrm{CC}}$ and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use $1-k \Omega$ to $10-k \Omega$ pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the $A$ and $B$ bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV , higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA .
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

## Note

For detailed layout recommendations, see Application Note Digital Isolator Design Guide, SLLA284.

### 11.2 Layout Example



Figure 11-1. Recommended Layer Stack

ISO35T www.ti.com

## 12 Device and Documentation Support

12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

- Isolated, Full-Duplex, 1-Mbps, 3.3-V to 3.3-V RS-485 Interface (SLUU470)
- Digital Isolator Design Guide (SLLA284)
- Isolation Glossary (SLLA353)


### 12.2 Community Resources

### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{( } \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISO35TDW | LIFEBUY | SOIC | DW | 16 | 40 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO35TDW |  |
| ISO35TDWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO35TDW | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annal basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISO35TDWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISO35TDWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |

## TUBE


— B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T ( $\boldsymbol{\mu m}$ ) | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISO35TDW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



## NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm , per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm , per side.
5. Reference JEDEC registration MS-013.


SOLDER MASK DETAILS

NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE


HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE:4X

## NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

