
- Members of the Texas Instruments
 Widebus+™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Released as DSCC SMD 5962-9557801NXD

- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch and Space-Saving 100-Pin Ceramic Quad Flat (HS) Package[†]

'ABTH32543 . . . PZ PACKAGE (TOP VIEW)



† The HS package is not production released.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SN54ABTH32543 . . . HS PACKAGE[†] (TOP VIEW)



† For HS package availability, please contact the factory or your local TI Field Sales Office.

description

The 'ABTH32543 are 36-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. These devices can be used as two 18-bit transceivers or one 36-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.



description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH32543 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH32543 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE† (each 18-bit section)

	OUTPUT						
CEAB	LEAB	OEAB	OEAB A				
Н	Х	Х	Х	Z			
Х	Χ	Н	Χ	Z			
L	Н	L	Χ	в ₀ ‡			
L	L	L	L	L			
L	L	L	Н	н			


[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

[‡]Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



To 17 Other Channels



Pin numbers shown are for the PZ package.



SN54ABTH32543, SN74ABTH32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230F - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5	V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)		
Voltage range applied to any output in the high or power-off state, VO		
Current into any output in the low state, IO: SN54ABTH32543		. 96 mA
SN74ABTH32543		128 mA
Input clamp current, $I_{ K }(V_1 < 0)$		-18 mA
Output clamp current, I _{OK} (V _O < 0)		-50 mA
Package thermal impedance, θ _{JA} (see Note 2): PZ package		50°C/W
Storage temperature range, T _{stg}	–65°C t	o 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

		SN54ABTI	H32543	SN74ABTI	UNIT		
		MIN	MAX	MIN	MAX	UNII	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	VCC	0	VCC	V	
loh	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABTH32543, SN74ABTH32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230F - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT 00N	DITIONS	SN54	ABTH32	2543	SN74	IABTH32	2543	LINUT	
PAI	RAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5				
V/011		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3			V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2						V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$				2				
VOL		V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55			0.55	V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$						0.55	V	
V _{hys}					100			100		mV	
	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND						±1		
١.	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND						±20	μΑ	
11	Control inputs	VCC = 5.5 V,	V _I = V _{CC} or GND			±1					
	A or B ports	VCC = 5.5 V,	AI = ACC OLGIAD			±20					
1.0	A or B ports	V _{CC} = 4.5 V	V _I = 0.8 V				100			μΑ	
l(hold)	A or B ports	VCC = 4.5 V	V _I = 2 V				-100			μΑ	
lozpu [‡]	:	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$			±50			±50	μΑ		
lozpd [‡]	:	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5$	V to 2.7 V, OE = X			±50			±50	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$						±100	μΑ	
ICEX		$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$	Outputs high			50			50	μΑ	
ΙΟ§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
			Outputs high			3			3		
ICC		$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			20			20	mA	
		11 100 31 2112	Outputs disabled			2			2		
ΔICC¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1			1	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3.5			3.5		pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			9.5			9.5		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = T _A = 2	= 5 V, 25°C#	SN54ABTI	H32543	SN74ABTI	132543	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX		
t _W	Pulse duration, LEAB or LE	BA low	3.3		3.3		3.3		ns
	Setup time	Data before LEAB↑ or LEBA↑			2.6		2.1		no
t _{su}	Setup time	Data before CEAB↑ or CEBA↑			2		1.7		ns
·.	Hold time	Data after LEAB↑ or LEBA↑	0.6		1.1		0.6		no
th	Hold time Data after CEAB↑ or CEBA↑				1.2		0.9	·	ns

[#]These limits apply only to the SN74ABTH32543.



[‡] This parameter is specified by characterization.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABTH32543, SN74ABTH32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS230F - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	TO $T_A = 25^{\circ}C^{\dagger}$				H32543	SN74ABTI	UNIT	
	(IIII O1)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1	3.5	5.2	0.5	6.3	1	5.9	ns
t _{PHL}	AUIB	BULA	1	3.5	5.1	0.5	5.9	1	5.7	115
t _{PLH}	ΙĒ	A or B	1.9	4.6	6.3	0.8	7.9	1.9	7.5	ns
t _{PHL}	LE	AUB	1.9	4.3	5.9	0.8	6.9	1.9	6.6	110
^t PZH	CE	A or B	1.7	4.3	6.7	0.8	8.3	1.7	8	ns
tPZL	CE	AUB	2.6	5.2	8	1	8.8	2.6	8.8	110
^t PHZ	CE	A or B	1.6	3.8	6.6	0.5	7.4	1.6	7.1	20
t _{PLZ}	CE	AUID	2.4	4.6	7	1	7.9	2.4	7.5	ns
^t PZH	ŌĒ	A or P	1.4	3.8	6.1	0.5	7.6	1.4	7.3	no
tPZL	OE	A or B	2.3	4.7	7.4	1	8.2	2.3	8.1	ns
t _{PHZ}	ŌĒ	A or B	1.3	3.4	6.1	0.5	6.7	1.3	6.5	no
tPLZ	OE .	AUID	2	4.2	6.6	0.8	7.2	2	6.9	ns

[†]These limits apply only to the SN74ABTH32543.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , t_{f} \leq 2.5 ns, t_{f} \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 5-Oct-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9557801NXD	ACTIVE	LQFP	PZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	9557801NXD ABTH32543	Samples
SN74ABTH32543PZ	ACTIVE	LQFP	PZ	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ABTH32543	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 5-Oct-2021

OTHER QUALIFIED VERSIONS OF SN54ABTH32543, SN74ABTH32543:

● Catalog: SN74ABTH32543

• Military : SN54ABTH32543

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com 5-Jan-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
5962-9557801NXD	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45
SN74ABTH32543PZ	PZ	LQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PZ (S-PQFP-G100)

PLASTIC QUAD FLAT PACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated