





SN54AHCT373, SN74AHCT373 SCLS239N - OCTOBER 1995 - REVISED AUGUST 2023

SNx4AHCT373 Octal Transparent D-Type Latches With 3-State Outputs

1 Features

Texas


INSTRUMENTS

- Inputs Are TTL-Voltage Compatible
- Latch-up performance exceeds 250 mA per JESD 17

2 Description

The 'AHCT373 devices are octal-transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

| Device Information | | | | | | | | |
|--------------------|----------------------|------------------------|--|--|--|--|--|--|
| PART NUMBER | PACKAGE ¹ | BODY SIZE ² | | | | | | |
| | J (CDIP, 20) | 24.2 mm × 6.92 mm | | | | | | |
| SN54AHCT373 | W (CFP, 20) | 13.09 mm × 6.92 mm | | | | | | |
| | FK (LCCC, 20) | 8.89 mm × 8.89 mm | | | | | | |
| | DB (SSOP, 20) | 7.20 mm × 5.30 mm | | | | | | |
| | DW (SOIC, 20) | 12.80 mm × 7.50 mm | | | | | | |
| SN74AHCT373 | NS (SOP, 20) | 12.6 mm × 5.3 mm | | | | | | |
| | N (PDIP, 20) | 25.40 mm × 6.35 mm | | | | | | |
| | PW (TSSOP, 20) | 6.50 mm × 4.40 mm | | | | | | |



To Seven Other Channels

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.



Page

Table of Contents

| 1 Features1 | 6 Para |
|---|---------|
| 2 Description1 | 7 Detai |
| 3 Revision History | 7.1 0 |
| 4 Pin Configuration and Functions | 7.2 F |
| 5 Specifications | 7.3 E |
| 5.1 Absolute Maximum Ratings4 | 8 Devi |
| 5.2 ESD Ratings4 | 8.1 E |
| 5.3 Recommended Operating Conditions4 | 8.2 F |
| 5.4 Thermal Information5 | 8.3 S |
| 5.5 Electrical Characteristics5 | 8.4 T |
| 5.6 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$ | 8.5 E |
| 5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$ | 8.6 0 |
| 5.8 Noise Characteristics6 | 9 Mech |
| 5.9 Operating Characteristics6 | |

| 6 Parameter Measurement Information | 7 |
|---|-----|
| 7 Detailed Description | 8 |
| 7.1 Overview | 8 |
| 7.2 Functional Block Diagram | |
| 7.3 Device Functional Modes | 8 |
| 8 Device and Documentation Support | 9 |
| 8.1 Documentation Support (Analog) | 9 |
| 8.2 Receiving Notification of Documentation Updates | 9 |
| 8.3 Support Resources | . 9 |
| 8.4 Trademarks | 9 |
| 8.5 Electrostatic Discharge Caution | 9 |
| 8.6 Glossary | |
| 9 Mechanical, Packaging, and Orderable Information | |

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (July 2023) to Revision N (August 2023)

| • | Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device |
|---|---|
| | Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable |
| | Information section |



4 Pin Configuration and Functions




Figure 4-1. SN54AHCT373 J or W Package; SN74AHCT373 DB, DGV, DW, N, NS, or PW Package (Top View)




Figure 4-2. SN54AHCT373 FK Package (Top View)

| PIN | | - I/O | DESCRIPTION | | | |
|-----|-----------------|-------|---------------|--|--|--|
| NO. | NAME | | DESCRIPTION | | | |
| 1 | ŌĒ | I | Output Enable | | | |
| 2 | 1Q | 0 | 1Q Output | | | |
| 3 | 1D | I | 1D Input | | | |
| 4 | 2D | I | 2D Input | | | |
| 5 | 2Q | 0 | 2Q Output | | | |
| 6 | 3Q | 0 | 3Q Output | | | |
| 7 | 3D | I | 3D Input | | | |
| 8 | 4D | I | 4D Input | | | |
| 9 | 4Q | 0 | 4Q Output | | | |
| 10 | GND | _ | Ground | | | |
| 11 | LE | I | Latch Enable | | | |
| 12 | 5Q | 0 | 5Q Output | | | |
| 13 | 5D | I | 5D Input | | | |
| 14 | 6D | I | 6D Input | | | |
| 15 | 6Q | 0 | 6Q Output | | | |
| 16 | 7Q | 0 | 7Q Output | | | |
| 17 | 7D | I | 7D Input | | | |
| 18 | 8D | I | 8D Input | | | |
| 19 | 8Q | 0 | 8Q Output | | | |
| 20 | V _{CC} | _ | Power Pin | | | |

Table 4-1. Pin Functions



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)¹

| | | | MIN | MAX | UNIT |
|------------------|--|-----------------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range ⁽¹⁾ | | -0.5 | 7 | V |
| Vo | Output voltage range ⁽¹⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V_{O} < 0 or V_{O} > V_{CC} | | ±20 | mA |
| I _O | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V_{CC} or GND | | | ±75 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

| | | | | Value | UNIT |
|---|---|-------------------------|--|-------|------|
| | | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | |
| V | V _(ESD) Electrostatic discha | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | SN54AHC | Г373 | SN74AHC | Г373 | UNIT |
|-----------------|------------------------------------|---------|-----------------|---------|-----------------|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| Vo | Output voltage | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | | -8 | | -8 | mA |
| I _{OL} | Low-level output current | | 8 | | 8 | mA |
| Δt/Δv | Input transition rise or fall rate | | 20 | | 20 | ns/V |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



5.4 Thermal Information

| | | SN74AHCT373 | | | | | | |
|-----------------|--|-------------|----|--------|----|----|----|------|
| | THERMAL METRIC ⁽¹⁾ | DW | DB | DGV | N | NS | PW | UNIT |
| | | | | 20 PIN | IS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 58 | 70 | 92 | 69 | 60 | 83 | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V | T _A = 25°C | | | SN54AHCT373 | | SN74AHCT373 | | UNIT |
|--------------------|--|-----------------|-----------------------|-----|--------|-------------|--------------------|-------------|-------|------|
| FARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| M | I _{OH} = −50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| V _{OH} | I _{OH} =8 mA | | 3.94 | | | 3.8 | | 3.8 | | V |
| M | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| V _{OL} | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | | 0.44 | v |
| I _{OZ} | V _O = V _{CC} or GND | 5.5 V | | | ± 0.25 | | ± 2.5 | | ± 2.5 | μA |
| I | V ₁ = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ± 1 ⁽¹⁾ | | ±1 | μA |
| I _{CC} | $V_{I} = V_{CC}$ or GND, $I_{O} = 0$ | 5.5 V | | | 4 | | 40 | | 40 | μA |
| Δl _{cc} † | One input at 3.4 V,Other inputs at V_{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | | 1.5 | mA |
| C _i | V _I = V _{CC} or GND | 5 V | | 4 | 10 | | | | 10 | pF |
| Co | V _O = V _{CC} or GND | 5 V | | 9 | | | | | | pF |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

5.6 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | PARAMETER | T _A = 25°C | | SN54AHCT373 | | SN74AHCT373 | | UNIT |
|-----------------|--|-----------------------|-----|-------------|-----|-------------|-----|------|
| | FARAMETER | | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _w | Pulse duration, LE high | 6.5 | | 6.5 | | 6.5 | | ns |
| t _{su} | Setup time, data before $\overline{LE}{\downarrow}$ | 1.5 | | 1.5 | | 1.5 | | ns |
| t _h | Hold time, data after $\overline{\text{LE}}\downarrow$ | 3.5 | | 3.5 | | 3.5 | | ns |

5.7 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

| PARAMETER | FROM | | | | | | SN54AH | СТ373 | SN74AH | UNIT | | |
|--------------------|---------|----------|------------------------|------------|----------------------|-----------------------|---------------------|-----------------------|-------------------|------|------|-----|
| FARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| t _{PLH} | D | Q | C _L = 15 pF | | 5.1 <mark>(1)</mark> | 8.5 <mark>(1)</mark> | 1(1) | 9.5 <mark>(1)</mark> | 1 | 9.5 | ns | |
| t _{PHL} | | Q | 0L = 15 pi | | 5.1 <mark>(1)</mark> | 8.5 <mark>(1)</mark> | 1(1) | 9.5 <mark>(1)</mark> | 1 | 9.5 | 115 | |
| t _{PLH} | LE | Q | C _L = 15 pF | | 7.7 <mark>(1)</mark> | 12.3 <mark>(1)</mark> | 1(1) | 13.5 <mark>(1)</mark> | 1 | 13.5 | ns | |
| t _{PHL} | | Q | 0L = 15 pi | | 7.7 <mark>(1)</mark> | 12.3 <mark>(1)</mark> | 1(1) | 13.5 <mark>(1)</mark> | 1 | 13.5 | 115 | |
| t _{PZH} | OE | Q | C _L = 15 pF | | 6.3 <mark>(1)</mark> | 10.9 <mark>(1)</mark> | 1(1) | 12.5 <mark>(1)</mark> | 1 | 12.5 | ns | |
| t _{PZL} | | Q | 0L = 15 pi | | 6.3 <mark>(1)</mark> | 10.9 <mark>(1)</mark> | 1(1) | 12.5 <mark>(1)</mark> | 1 | 12.5 | 115 | |
| t _{PHZ} | OE | Q | C _L = 15 pF | | 6 ⁽¹⁾ | 10.2 ⁽¹⁾ | 1(1) | 11 ⁽¹⁾ | 1 | 11 | ns | |
| t _{PLZ} | | Q | 0L - 10 pi | 0 <u> </u> | | 6 ⁽¹⁾ | 10.2 ⁽¹⁾ | 1(1) | 11 ⁽¹⁾ | 1 | 11 | 115 |
| t _{PLH} | D | Q | C _L = 50 pF | | 5.9 | 9.5 | 1 | 10.5 | 1 | 10.5 | ns | |
| t _{PHL} | | Q | CL = 30 pi | | 5.9 | 9.5 | 1 | 10.5 | 1 | 10.5 | 115 | |
| t _{PLH} | LE | Q | C _L = 50 pF | | 8.5 | 13.3 | 1 | 14.5 | 1 | 14.5 | ns | |
| t _{PHL} | | Q | С _L – 50 рг | | 8.5 | 13.3 | 1 | 14.5 | 1 | 14.5 | 115 | |
| t _{PZH} | OE | Q | C _L = 50 pF | | 7.1 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns | |
| t _{PZL} | | Q | С _L – 50 рг | | 7.1 | 11.9 | 1 | 13.5 | 1 | 13.5 | 115 | |
| t _{PHZ} | OE | Q | C _L = 50 pF | | 6.8 | 11.2 | 1 | 12 | 1 | 12 | ns | |
| t _{PLZ} | | Q | Ο _L – 50 pr | | 6.8 | 11.2 | 1 | 12 | 1 | 12 | 115 | |
| t _{sk(o)} | | | C _L = 50 pF | | | 1 ⁽²⁾ | | | | 1 | ns | |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

5.8 Noise Characteristics

 V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C⁽¹⁾

| | PARAMETER | SN7 | UNIT | | |
|--------------------|---|-----|------|------|------|
| | FARAMETER | MIN | TYP | MAX | UNIT |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.8 | 1.2 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.8 | -1.2 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | 4.1 | | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.8 | V |

(1) Characteristics are for surface-mount packages only.


5.9 Operating Characteristics

V_{CC} = 5 V, T _A = 25°C

| PARAMETER | | TES | T CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|--------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 17 | pF |



6 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z _O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description


7.1 Overview

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



To Seven Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

| (Each Latch) | | | | | | | | | |
|--------------|--------|--------|----------------|--|--|--|--|--|--|
| I | INPUTS | OUTPUT | | | | | | | |
| ŌĒ | LE | Q | | | | | | | |
| L | Н | Н | Н | | | | | | |
| L | Н | L | L | | | | | | |
| L | L | Х | Q ₀ | | | | | | |
| Н | Х | Х | Z | | | | | | |

Table 7-1. Function Table

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|------------------------|---------------------|------------------------|
| SN54AHCT373 | Click here | Click here | Click here | Click here | Click here |
| SN74AHCT373 | Click here | Click here | Click here | Click here | Click here |

Table 8-1. Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|---|---------|
| 5962-9686701Q2A | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9686701Q2A SNJ54AHCT 373FK | Samples |
| 5962-9686701QRA | ACTIVE | CDIP | J | 20 | 20 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9686701QR A SNJ54AHCT373J | Samples |
| 5962-9686701QSA | ACTIVE | CFP | W | 20 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9686701QS A SNJ54AHCT373W | Samples |
| SN74AHCT373DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB373 | Samples |
| SN74AHCT373DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT373 | Samples |
| SN74AHCT373N | ACTIVE | PDIP | Ν | 20 | 20 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74AHCT373N | Samples |
| SN74AHCT373NSR | ACTIVE | SO | NS | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT373 | Samples |
| SN74AHCT373PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB373 | Samples |
| SNJ54AHCT373FK | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9686701Q2A SNJ54AHCT 373FK | Samples |
| SNJ54AHCT373J | ACTIVE | CDIP | J | 20 | 20 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9686701QR A SNJ54AHCT373J | Samples |
| SNJ54AHCT373W | ACTIVE | CFP | W | 20 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9686701QS A SNJ54AHCT373W | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT373, SN74AHCT373 :

Catalog : SN74AHCT373

• Military : SN54AHCT373

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | 0 | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHCT373DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHCT373DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHCT373NSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AHCT373PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHCT373DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74AHCT373DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHCT373NSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHCT373PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9686701Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9686701QSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74AHCT373N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54AHCT373FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT373W | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated