SN5426, SN54LS26, SN7426, SN74LS26 QUADRUPLE 2-INPUT

SDLS087

HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES DECEMBER 1983-REVISED MARCH 1988


 For Driving Low-Threshold-Voltage MOS Inputs

description

These 2-input open-collector NAND gates feature high-output voltage ratings for interfacing with low-threshold-voltage MOS logic circuits or other 12-volt systems. Although the output is rated to withstand 15 volts, the V_{CC} terminal is connected to the standard 5-volt source.

The SN5426 and SN54LS26 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7426 and SN74LS26 are characterized for operation from 0 °C to 70 °C.


logic diagram



positive logic

 $Y = \overline{AB}$

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






68

NC - No internal connection

SN5426, SN54LS26, SNSN7426, SN74LS26 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage , V _{CC} (see Note 1)	
Input voltage: '26	
'LS26	
Operating free-air temperature: SN54'	
SN74'	0°C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS26, SN74LS26 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

recommended operating conditions

ì

	s	SN54LS26			SN74LS26		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH High-level input voltage	2			2			V
VIL Low-level input voltage			0.7			0.8	V
VOH High-level output voltage			15			15	V
OL Low-level output current			4			8	mA
TA Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]		S	N54LS	26	SN74LS26				
PANAMETER						MAX	MIN	TYP‡	MAX	
VIK	V _{CC} = MIN,	l _l = 18 mA				- 1.5			- 1.5	V
1-	V _{CC} = MIN,	VIL = MAX,	V _{OH} = 12 V			50			50	μA
юн	V _{CC} = MIN,	VIL = MAX,	V _{OH} = 15 V			1			1	mA
17	V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	V _{CC} = MIN,	V _{1H} ≈ 2 V,	IOL = 8 mA					0.35	0.5	V
1	V _{CC} = MAX,	V1 = 7 V	·····			0.1			0.1	mΑ
ЧН	V _{CC} = MAX,	V _{IH} = 2.7 V				20			20	μA
⁴ ΙL	V _{CC} = MAX,	V _{IL} = 0.4 V	····			- 0.4			- 0.4	mА
ІССН	V _{CC} = MAX,	V = 0			0.8	1.6		0.8	1.6	mA
CCL	V _{CC} = MAX,	V = 4.5 V			2.4	4.4		2,4	4.4	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		YP MAX	UNIT
1PLH	A or B	Y	$R_L = 2 k\Omega$, $C_L = 15 pF$	<u> </u>	17 32	ns
^t ₽HL					15 28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN5426, SN7426 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE NAND GATES

recommended operating conditions

		SN5426		SN7426			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
VCC Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH High-level input voltage	2			2			v
VIL Low-level input voltage			0.8			0.8	v
VOH High-level output voltage			15			15	V
IOL Low-level output current			16			16	mΑ
T _A Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS [†]	SN5426	\$N7426	UNIT
PARAMETER		MIN TYP [‡] MAX	MIN TYP [‡] MAX	UNIT
VIK	$V_{CC} = MIN, I_{I} \approx -12 mA$	- 1.5	- 1.5	V
	$V_{CC} = MIN, V_{IL} = 0.8 V, V_{OH} = 12 V$		50	
la	$V_{CC} = MIN$, $V_{IL} = 0.7 V$, $V_{OH} = 12 V$	50		μA
юн	$V_{CC} = MIN, V_{IL} = 0.8 V, V_{OH} = 15 V$		1	4
	$V_{CC} = MIN, V_{IL} = 0.7 V, V_{OH} = 15 V$	1		mΑ
VOL	$V_{CC} = MIN$, $V_{IH} = 2V$, $I_{OL} = 16 mA$	0.4	0.4	V
<u>ц</u>	$V_{CC} = MAX$, $V_I = 5.5 V$	1	1	mA
ин	$V_{CC} = MAX, V_I = 2.4 V$	40	40	μA
י <u>ו</u> נ	$V_{CC} = MAX, V_{I} = 0.4 V$	- 1.6	- 1.6	mΑ
ССН	$V_{CC} = MAX, V_{I} = 0$	4 8	4 8	mA
ICCL	$V_{CC} = MAX, V_I = 4.5 V$	12 22	12 22	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °$ C.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TQ (OUTPUT)	TEST CONDI	MIN	түр	MAX	UNIT	
tPLH	A or B	×	Řι = 1 kΩ,	C ₁ = 15 pF		16	24	ns
^T PHL		•		с <u>Г - тэр</u> ь		11	17	ńs

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS26DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS26DR	SOIC	D	14	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-7602001VDA	W	CFP	14	25	506.98	26.16	6220	NA
7602001DA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/32102BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/32102BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS26N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS26N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS26W	W	CFP	14	25	506.98	26.16	6220	NA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated