

INDUSTRIAL 8-DIGITAL-INPUT SERIALIZER WITH DIAGNOSTICS

FEATURES

- Eight Inputs
 - High Input Voltage up to 34 V
 - Selectable Debounce Filters 0 ms to 3 ms
 - Flexible Input Current Limit: 0.2 to 5.2 mA
 - Field Pins Protected to 15-kV HBM ESD
- Diagnostics:
 - Parity Check
 - Undervoltage Indication
 - Overtemperature Indication
- Output Drivers for External Status LEDs

- Cascadable in Multiples of Eight Inputs
- SPI-Compatible Interface
- Regulated 5-V Output for External Isolator

APPLICATIONS

- Sensor Inputs for Industrial Automation and Process Control
- High Channel Count Digital Input Modules for PC and PLC Systems
- Decentralized I/O Modules
- Motion Control Systems

DESCRIPTION

The SN65HVS881 is an eight channel, digital-input serializer for high-channel density digital input modules in industrial automation. In combination with galvanic isolators the device completes the interface between the high voltage signals on the field-side and the low-voltage signals on the controller side. Input signals are current-limited and then validated by internal debounce filters.

With the addition of a few external components, the input switching characteristics can be configured in accordance with IEC61131-2 for Type 1, 2 and 3 sensor switches.

Upon the application of load and clock signals, input data is latched in parallel into the shift register and afterwards clocked out serially.

Cascading of multiple devices is possible by connecting the serial output of the leading device with the serial input of the following device, enabling the design of high-channel count input modules. Multiple devices can be cascaded through a single serial port, reducing both the isolation channels and controller inputs required.

Input status can be visually indicated via constant current LED outputs. The current limit on the inputs is set by a single external precision resistor. An integrated voltage regulator provides a 5V output to supply low-power isolators. An on-chip temperature sensor provides diagnostic information for graceful shutdown and system safety. An internal parity check for odd parity ensures trustworthy transmission of serial data to the system controller.

The SN65HVS881 is available in a 28-pin PWP PowerPAD™ package, allowing for efficient heat dissipation. The device is characterized for operation at temperatures from –40°C to 125°C


松

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

SLAS642-MARCH 2009 www.ti.com



FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

TERM	INAL	DESCRIPTION					
PIN NO.	NAME	DESCRIPTION					
1, 2	DB0, DB1	ebounce select inputs					
3, 5, 7, 9, 11, 18, 20, 22	IPx	out channel x					
4, 6, 8, 10, 12, 17, 19, 21	REx	turn path x (LED drive)					
13	RLIM	Current limiting resistor					
14	V _{CC}	Field supply voltage					
15	5VOP	5-V output to supply low-power isolators					
16	HOT	Active low over-temperature indication					
23	SOP	Serial data output					
24	CE	Clock enable input					
25	CLK	Serial clock input					
26	LD	Load pulse input					
27	SIP	Serial data input					
28	GND	Field ground					

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				VALUE	UNIT
V_{CC}	Field power input			-0.3 to 36	V
V_{IPx}	Field digital inputs		IPx	-0.5 to 36	V
V_{ID}	Voltage at any logic input		DB0, DB1, CLK, SIP, $\overline{\text{CE}}$, $\overline{\text{LD}}$	-0.5 to 6	V
Io	Output current		HOT, SOP	±8	mA
		Human-Body Model (2)	All pins	±4	kV
.,	Flootrootatio dipohorgo	Human-body Woder	IPx, V _{CC}	±15	KV
V _{ESD}	Electrostatic discharge	Charged-Device Model ⁽³⁾	All pins	±1	kV
		Machine Model ⁽⁴⁾	All pins	±100	V
P _{TOT}	Continuous total power dissipation	See Thermal Characteristics T	able		
T_{J}	Junction temperature			170	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITION	TEST CONDITIONS				
θ_{JA}	Junction-to-air thermal resistance	High-K JEDEC thermal resistance mode	el .		35		°C/W
θ_{JB}	Junction-to-board thermal resistance				15		°C/W
θ_{JC}	Junction-to-case thermal resistance				4.27		°C/W
			IP0-IP7 = V _{CC} = 34 V			2970	
D	Davisa newer dissination	I _{CC} and I _{IP-LIM} = worst case with	IP0-IP7 = V _{CC} = 30 V			2600	~~\^/
P _D Device power dissipa	Device power dissipation	$R_{LIM} = 25 \text{ k}\Omega$, $I_{LOAD} = 50 \text{ mA on 5VOP}$, RE0-RE7 = GND, $f_{IP} = 100 \text{ MHz}$	IP0-IP7 = V _{CC} = 24 V			2020	mW
		, , , , , , , , , , , , , , , , , , ,	IP0-IP7 = V _{CC} = 12 V			890	

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Field supply voltage		10		34	V
V_{IPL}	Field input low-state input voltage		0		4	V
V_{IPH}	Field input high-state input voltage		5.5		34	V
V_{IL}	Logic low-state input voltage				8.0	V
V _{IH}	Logic high-state input voltage		2.0		5.5	V
R _{LIM}	Current limiter resistor		17	25	500	kΩ
f _{IP} ⁽¹⁾	Input data rate (each field input)		0		1	Mbps
		V _{CC} ≤ 34 V	-40		85	
T _A Free-air temperature, see <i>Thermal</i> of	Free-air temperature, see Thermal Characteristics	V _{CC} ≤ 27 V	-40		105	°C
		V _{CC} ≤ 18 V	-40		125	
TJ	Junction temperature				150	°C

⁽¹⁾ Maximum data rate corresponds to 0 ms debounce time, (DB0 = open, DB1 = GND), and $R_{IN} = 0~\Omega$

⁽²⁾ JEDEC Standard 22, Method A114-A.

⁽³⁾ JEDEC Standard 22, Method C101

⁽⁴⁾ JEDEC Standard 22, Method A115-A



ELECTRICAL CHARACTERISTICS

Over full-range of recommended operating conditions, unless otherwise noted

	PARAMETER	TERMINAL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
FIELD INPU	TS							
V _{TH-(IP)}	Low-level device input threshold voltage			4.0	4.3			
$V_{TH+(IP)}$	High-level device input threshold voltage	IP0–IP7	$R_{LIM} = 25 \text{ k}\Omega$		5.2	5.5	V	
$V_{HYS(IP)}$	Device input hysteresis				0.9			
$V_{TH-(IN)}$	Low-level field input threshold voltage	Measured at	18 V < V _{CC} <30 V,	6	8.4			
$V_{TH+(IN)}$	High-level field input threshold voltage	field side of R _{IN}	$\begin{aligned} R_{\text{IN}} &= 1.2 \text{ k}\Omega \pm 5\%, \\ R_{\text{LIM}} &= 25 \text{ k}\Omega, T_{\text{A}} \leq 85 \text{ °C} \end{aligned}$		9.4	10	V	
V _{HYS(IN)}	Field input hysteresis				1			
V _{TH- (VCC)}	Low-level V _{CC} -monitor threshold voltage			15	16.05			
V _{TH+ (VCC)}	$\begin{array}{c} \mbox{High-level V}_{\mbox{CC}}\mbox{-monitor threshold} \\ \mbox{voltage} \end{array}$	V _{CC}			16.8	18	V	
V _{HYS (VCC)}	V _{CC} -monitor hysteresis				0.75			
R_{IP}	Input resistance	IP0-IP7	3 V < V _{IPx} < 6 V, R _{LIM} = 25 k	0.2	0.63	1.1	kΩ	
I _{IP-LIM}	Input current limit	IP0-IP7	$R_{LIM} = 25 \text{ k}\Omega$	3.15	3.6	4	mA	
			DB0 = open, DB1 = GND		0			
t_{DB}	Debounce times of input channels	IP0–IP7	DB0 = GND, DB1 = open		1		ms	
			DB0 = DB1 = open		3			
I _{RE-on}	RE on-state current	RE0-RE7	$R_{LIM} = 25 \text{ k}\Omega, RE_x = GND$	2.8	3.15	3.5	mA	
FIELD SUPP	PLY					·		
ICC _(VCC)	Supply current, no load	V _{CC}	IP0 to IP7 = V_{CC} , 5VOP = open, RE _X = GND, All logic inputs open			8.7	mA	
5V REGULA	TED OUTPUT							
			10V < V _{CC} < 34V, no load	4.5	5	5.5		
			10V < V _{CC} < 34V, I _L = 5mA	4.5	5	5.5		
$V_{O(5V)}$	Linear regulator output voltage	$10V < V_{CC} < 34V, I_{L} = 20mA,$ 5VOP $T_{A} \le 105^{\circ}C$		4.5	5	5.5	V	
			$10V < V_{CC} < 34V, I_L = 50 \text{ mA},$ $T_A \le 85^{\circ}\text{C}$	4.5	5	5.5		
I _{LIM(5V)}	Linear regulator output current limit				115		mA	
$\Delta V_5/\Delta V_{CC}$	Linear regulation	5VOP, V _{CC}	10V < V _{CC} < 34V, I _L = 5 mA			2	mV/V	
LOGIC INPU	T AND OUTPUTS					'		
V _{OL}	Logic low-level output voltage	SOP, HOT	I _{OL} = 20 μA			0.4	V	
V_{OH}	Logic high-level output voltage	30F, HO1	$I_{OH} = -20 \mu A$	4			V	
I _{IL}	Logic input leakage current	DB0, DB1, SIP, LD, CE, CLK		-50		50	μΑ	
T _{OVER}	Over-temperature indication (internal)	HOT			150		°C	
T _{SHDN}	Shutdown temperature (internal)				170		°C	



TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP MAX	UNIT	
t _{W1}	CLK pulse duration	See Figure 6	4		ns
t _{W2}	LD pulse duration	See Figure 4	6		ns
t _{SU1}	SIP to CLK setup time	See Figure 7	4		ns
t _{H1}	SIP to CLK hold time	See Figure 7	2		ns
t _{SU2}	Falling edge to rising edge (CE to CLK) setup time	See Figure 8	4		ns
t _{REC}	LD to CLK recovery time	See Figure 5	2		ns
f _{CLK}	Clock pulse frequency	See Figure 6	DC	100	MHz

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH1} , t _{PHL1}	CLK to SOP	C _L = 15 pF, see Figure 6			10	ns
t _{PLH2} , t _{PHL2}	LD to SOP	C _L = 15 pF, see Figure 4			14	ns
t _r , t _f	Rise and fall times	C _L = 15 pF, see Figure 6			5	ns

Submit Documentation Feedback



INPUT CHARACTERISTICS




Figure 1. Typical Input Characteristic




Figure 2. Typical Current Limiter Variation vs Ambient Temperature





Figure 3. Typical Limiter Input Threshold Voltage Variation vs Ambient Temperature



PARAMETER MEASUREMENT INFORMATION


Waveforms

For the complete serial interface timing, refer to Figure 21.





VOLTAGE REGULATOR PERFORMANCE CHARACTERISTICS






Figure 9. Line Regulation

Figure 10. Output Voltage vs Ambient Temperature




Figure 11. Output Voltage vs Input Voltage




Figure 12. On/Off Threshold Voltage Measurements

DEVICE INFORMATION

Digital Inputs




Figure 13. Digital Input Stage

Each digital input operates as a controlled current sink limiting the input current to a maximum value of I_{LIM} . The current limit is derived from the reference current via $I_{LIM} = n \times I_{REF}$, and I_{REF} is determined by $I_{REF} = V_{REF}/R_{LIM}$. Thus, changing the current limit requires the change of R_{LIM} to a different value via: $R_{LIM} = n \times V_{REF}/I_{LIM}$.

While the device is specified for a current limit of 3.6 mA, (via $R_{LIM} = 25 \text{ k}\Omega$), it is easy to lower the current limit to further reduce the power consumption. For example, for a current limit of 2.5 mA simply calculate:

$$R_{LIM} = \frac{90}{I_{LIM}} = \frac{90}{2.5 \text{ mA}} = 36 \text{ k}\Omega$$

Debounce Filter

The HVS881 applies a simple analog/digital filtering technique to remove unintended signal transitions due to contact bounce or other mechanical effects. Any new input (either low or high) must be present for the duration of the selected debounce time to be latched into the shift register as a valid state.

The logic signal levels at the control inputs, DB0 and DB1 of the internal Debounce-Select logic determine the different debounce times listed in the following truth table

Table 1. Debounce Times

DB1	DB0	FUNCTION
Open	Open	3 ms delay
Open	GND	1 ms delay
GND	Open	0 ms delay (filter bypassed)
GND	GND	Reserved

Submit Documentation Feedback




Figure 14. Equivalent Input Diagram

Shift Register

The conversion from parallel input- to serial output data is performed by an eight channel parallel-in serial-out shift register. Parallel-in access is provided by the internal inputs, PIP0–PIP7 that are enabled by a low level at the load input (LD). When clocked, the latched input data shift towards the serial output (SOP). The shift register also provides a clock-enable function.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while \overline{LD} is held high and the clock enable (CE) input is held low. Parallel loading is inhibited when /LD is held high. The parallel inputs to the register are enabled while \overline{LD} is low independently of the levels of the CLK, \overline{CE} , or serial (SIP) inputs.




Figure 15. Shift Register Logic Structure

Tabl	1 2	E	4:	Table	
ıanı	י בו	⊢ıır	1CtIAN	ı anıe	

	INPUTS		FUNCTION	
LD	CLK	CE	FUNCTION	
L	Х	X Parallel load		
Н	Х	Н	No change	
Н	1	L	Shift ⁽¹⁾	

Shift = content of each internal register shifts towards serial outputs.
 Data at SIP is shifted into first register.

Voltage Regulator

The on-chip linear voltage regulator provides a 5V supply to the internal- and external-circuitry, such as digital isolators, with an output drive capability of 50 mA and a typical current limit of 115 mA. The regulator accepts input voltages from 30V down to 10V. Because the regulator output is intended to supply external digital isolator circuits proper output voltage decoupling is required. For best results connect a $1\mu F$ and a $0.1\mu F$ ceramic capacitor as close as possible to the 5VOP-output. For longer traces between the SN65HVS881 and isolators of the ISO72xx family use additional $0.1\mu F$ and 10pF capacitors next to the isolator supply pins. Make sure, however, that the total load capacitance does not exceed $4.7\mu F$.

For good stability the voltage regulator requires a minimum load current, I_{L-MIN} . Ensure that under any operating condition the ratio of the minimum load current in mA to the total load capacitance in μ F is larger than 1:

$$\frac{I_{L-MIN}}{C_I} > \frac{1 \text{ mA}}{1 \text{ }\mu\text{F}}$$

Temperature Sensor

An on-chip temperature sensor monitors the device temperature and signals a fault condition if the internal temperature reaches 150°C. If the internal temperature exceeds this trip point, the HOT output switches to an active low state. If the internal temperature continues to rise, passing a second trip point at 170°C, all device outputs are put in a high-impedance state.

A special condition occurs, however, when the chip temperature exceeds the second temperature trip point due to an output short. Then the output buffer becomes 3-state, thus separating the buffer from the external circuitry. An internal $100-k\Omega$ pull-down resistor, connecting the \overline{HOT} pin to ground, is used as a *cooling down* resistor, which continues to provide a logic low level to the external circuitry.

Parity Generator

A parity bit is generated when one or more of the following conditions occur:

- a change in input status
- a change in Undervoltage status
- a change in Overtemperature status

Upon the application of a load pulse the input status (IP0-IP7) and the diagnostic bits (HOT, UVO, and PAR) are loaded parallel into the serializer assuming the following format:

Bit 11										Bit 1
PAR	UVO	HOT	PIP0	PIP1	PIP2	PIP3	PIP4	PIP5	PIP6	PIP7

Figure 16. Sequence of Status Bits in Serializer

APPLICATION INFORMATION

System-Level EMC

The SN65HVS881 is designed to operate reliably in harsh industrial environments. At a system level, the device is tested according to several international electromagnetic compatibility (EMC) standards. In addition to the device internal ESD structures, external protection circuitry, as shown in Figure 17, can be used to absorb as much energy from burst- and surge-transients as possible.




Figure 17. Typical EMC Protection Circuitry for Supply and Signal Inputs

Input Channel Switching for IEC61131-2 PLC Applications

The input stage of the SN65HVS881 is designed so that with a 24-V supply on V_{CC} and an input resistor R_{IN} = 1.2 k Ω , the trip point for signaling an ON-condition is at 9.4 V at 3.6 mA. This trip point satisfies the switching requirements of IEC61131-2 type-1 and type-3 switches.




Figure 18. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 Proximity Switches

For a type-2 switch application two inputs are connected in parallel. The current limiters then add to a total maximum current of 7.2 mA. While the return-path (RE-pin), of one input might be used to drive an indicator LED, the RE-pin of the other input channel should be connected to ground (GND).

Paralleling input channels reduces the number of available input channels from an octal Type 1 or Type 3 input to a quad Type 2 input device. Note, that in this configuration output data of an input channel is represented by two shift register bits.






Figure 19. Paralleling Two Type 1 or Type 3 Inputs Into One Type 2 Input

Digital Interface Timing

The digital interface of the SN65HVS881 is SPI compatible and interfaces, isolated or non-isolated, to a wide variety of standard microcontrollers.




Figure 20. Simple Isolation of the Shift Register Interface

Upon a low-level at the load input, /LD, the information of the field inputs and the diagnostic bits are latched into the shift register. Taking \overline{LD} high again blocks the parallel inputs of the shift register from the field inputs. A low-level at the clock-enable input, \overline{CE} , enables the clock signal, CLK, to serially shift the data to the serial output, SOP. Data is clocked at the rising edge of CLK. Thus after eleven consecutive clock cycles all data have been clocked out of the shift register and the information of the serial input, SIP, appears at the serial output, SOP.




Figure 21. Interface Timing for Parallel-Load and Serial-Shift Operation of the Shift Register

Cascading for High Channel Count Input Modules

Designing high-channel count modules requires cascading multiple SN65HVS881 devices. Simply connect the serial output (SOP) of a leading device with the serial input (SIP) of a following device without changing the processor interface.




Figure 22. Cascading Four SN65HVS881 for a 32-Channel Input Module



Typical Digital Input Module Application




Figure 23. Typical Digital Input Module Application

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Feb-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVS881PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 24-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65HVS881PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0	

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16

PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated