

# **Gigabit 2x2 CROSSPOINT SWITCH**

# **FEATURES**

- Up to 4.25 Gbps Operation
- Non-blocking Architecture Allows Each Output to be Connected to Any Input
- 30 ps of Deterministic Jitter
- Selectable Transmit Pre-Emphasis Per Lane
- · Receive Equalization
- Available Packaging 24 Pin QFN
- Propagation Delay Times: 500 ps Typical
- Inputs Electrically Compatible With CML Signal Levels
- Operates From a Single 3.3-V Supply
- Ability to 3-STATE Outputs
- Low Power: 290 mW (typ)
- Integrated Termination Resistors


# **APPLICATIONS**

- Clock Buffering/Clock MUXing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom
- XAUI 802.3ae Protocol Backplane Redundancy

# **DESCRIPTION**

The SN65LVCP402 is a 2x2 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP402 incorporates  $100-\Omega$  termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP402 is characterized for operation from -40°C to 85°C.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



V<sub>BB</sub>: Receiver input internal biasing voltage (allows ac coupling)

**EQ:** Input Equalizer (compensates for frequency dependent

transmission line loss of backplanes)

R<sub>T</sub>: Internal 50–Ohm receiver termination (100–Ohm differential)

Preemphasis: Output precompensation for transmission line losses

# **TERMINAL FUNCTIONS**

TERMINAL I ONOTIONS					
TEI	RMINAL	TYPE	DESCRIPTION		
NAME NO.		TIPE	DESCRIPTION		
High Speed I/0	)				
xA xB	2, 5 3, 6	Differential Inputs (with 50-Ω termination to V <sub>BB</sub> ) xA=P; xB=N	Line Side Differential Inputs CML compatible		
xY xZ	17, 14 16, 13	Differential Output xY=P; xZ=N	Switch Side Differential Outputs. VML		
Control Signal	ls				
xDE	24 / Indit		Data Enable; Active Low; LVTTL; When not enabled the output is in 3-STATE mode for power savings		
S1, S2	1, 18	Input; S1 = Channel 1	Switching Selection; LVTTL		
P11-P22	22, 21, 9, 10	Input; P11- Channel 1 bit one	Output Preemphasis Control; LVTTL		
EQ	23	Input: Selection for Receive Equalization Setting	EQ=1 (default) is for the 5 dB setting; EQ=0 is for the 12 dB setting		
Power Supply					
VCC	8, 12, 19	Power	Power Supply 3.3 V ±5%		
GND	11, 15, 20				
Thermal Pad	Thermal Pad		The ground center pad of the package must be connected to GND plane with thermal vias.		
V <sub>BB</sub>	4	Input	Receiver input biasing voltage. For ac coupling, $V_{BB}$ should be left floating for optimal bias value. For dc coupling, $V_{BB}$ can driven to change the common mode. $V_{BB}$ should not be tied to ground.		

Submit Documentation Feedback

Copyright © 2007–2009, Texas Instruments Incorporated



# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**




Figure 1. Equivalent Input Circuit Design




Figure 2. Common-Mode Output Voltage Test Circuit

**Table 1. CROSSPOINT LOGIC TABLES** 

OUTPUT CHANNEL 1 (1Y/1Z)		OUTPUT CHANNEL 2 (2Y/2Z)		
CONTROL PINS			INPUT SELECTED	
S1		S2		
0	1A/1B	0	1A/1B	
1	2A/2B	1	2A/2B	

# **AVAILABLE OPTIONS**

т	DESCRIPTION	PACKAGED DEVICE <sup>(1)(2)</sup>		
'A	DESCRIPTION	RGE (24 pin)		
-40°C to 85°C	Serial multiplexer	SN65LVCP402		

<sup>(1)</sup> The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP402RGER).

Copyright © 2007–2009, Texas Instruments Incorporated

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



# **DISSIPATION RATINGS**

PACKAGE THERMAL CHARACTERISTICS <sup>(1)</sup>		
Parameter	Conditions	NOM
θ <sub>JA</sub> (junction-to-ambient) #1	4-layer JEDEC Board (JESD51-7), Airflow = 0 ft/min	106.6 C/W
θ <sub>JA</sub> (junction-to-ambient) #2	4-layer JEDEC Board (JESD51-7) using 4 Thermal-vias of 22-mil diameter each, Airflow = 0 ft/min	55.4 C/W

(1) See application note SPRA953 for a detailed explanation of thermal parameters (http://www-s.ti.com/sc/psheets/spra953/spra953.pdf).

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

				UNIT
V <sub>CC</sub>	Supply voltage r	ange <sup>(2)</sup>	–0.5 V to 6 V	
V	Voltage range		Control inputs, all outputs	
VI			Receiver inputs	−0.5 V to 4 V
	ECD	Human Body Model (3)	All pins	4 kV
	ESD	Charged-Device Model (4)	All pins	500 V
TJ	Maximum junction temperature			See Package Thermal Characteristics Table
	Moisture sensitivity level			2
	Reflow temperat	ture package soldering, 4 second	ds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal. Tested in accordance with JEDEC Standard 22, Test Method A114-A.

Tested in accordance with JEDEC Standard 22, Test Method C101.



# RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
dR	Operating data rate				4.25	Gbps
V <sub>CC</sub>	Supply voltage		3.135	3.3	3.465	V
V <sub>CC(N)</sub>	Supply voltage noise amplitude	10 Hz to 2 GHz			20	mV
TJ	Junction temperature				125	°C
T <sub>A</sub>	Operating free-air temperature (1)		-40		85	°C
DIFFER	ENTIAL INPUTS					
		dR <sub>(in)</sub> ≤ 1.25 Gbps	100		1750	$mV_{PP}$
$V_{\text{ID}}$	Receiver peak-to-peak differential input voltage (2)	1.25 Gbps $< dR_{(in)} \le 3.125$ Gbps	100		1560	$mV_{PP}$
	voltago	dR <sub>(in)</sub> > 3.125 Gbps	100		1000	$mV_PP$
$V_{\text{ICM}}$	Receiver common-mode input voltage	Note: for best jitter performance ac coupling is recommended.	1.5	1.6 <sup>V</sup> C	$C = \frac{ V_{ D} }{2}$	٧
CONTR	OL INPUTS	,			1	
V <sub>IH</sub>	High-level input voltage		2	V	<sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
DIFFER	ENTIAL OUTPUTS	·	•			
R <sub>L</sub>	Differential load resistance		80	100	120	Ω

<sup>(1)</sup> Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
DIFFERE	NTIAL INPUTS						
V <sub>IT+</sub>	Positive going differential input high threshold				50	mV	
V <sub>IT-</sub>	Negative going differential input low threshold		-50			mV	
A <sub>(EQ)</sub>	Equalizer gain	at 1.875 GHz (EQ=0)		12		dB	
R <sub>T(D)</sub>	Termination resistance, differential		80	100	120	Ω	
$V_{BB}$	Open-circuit Input voltage (input self-bias voltage)	AC-coupled inputs		1.6		V	
R <sub>(BBDC)</sub>	Biasing network dc impedance			30		kΩ	
В	Biasing network ac	375 MHz		42		0	
$R_{(BBAC)}$	impedance	1.875 GHz		8.4		Ω	
DIFFERE	NTIAL OUTPUTS						
V <sub>ODH</sub>	High-level output voltage	$R_L = 100 \Omega \pm 1\%$		650		$mV_{PP}$	
V <sub>ODL</sub>	Low-level output voltage	PRES_1 = PRES_0=0; PREL_1 = PREL_0=0; 4 Gbps alternating		-650		$mV_{PP}$	
V <sub>ODB(PP)</sub>	Output differential voltage without preemphasis (2)	1010-pattern; Figure 3	1000	1300	1500	$mV_{PP}$	
V <sub>OCM</sub>	Output common mode voltage			1.65		V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 2		1		mV	

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C and  $V_{CC} = 3.3$  V supply unless otherwise noted. They are for reference purposes and are not production tested.

<sup>(2)</sup> Differential input voltage V<sub>ID</sub> is defined as | IN+ – IN- |.

<sup>(2)</sup> Differential output voltage V<sub>(ODB)</sub> is defined as | OUT+ – OUT– |.



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Output preemphasis voltage		Px_2:Px_1 = 00		0		
	ratio,	$R_L = 100 \Omega \pm 1\%;$	Px_2:Px_1 = 01		3		
$V_{(PE)}$	V <sub>ODB(PP)</sub>	x = Channel 1 or 2; See Figure 3	Px_2:Px_1 = 10		6		dB
	$\frac{V_{ODB(PP)}}{V_{ODPE(PP)}}$	Coo : igaio c	Px_2:Px_1= 11		9		
t <sub>(PRE)</sub>	Preemphasis duration measurement	Output preemphasis is set to 9 dB during test PREx_x = 1; Measured with a 100-MHz clock signal; R <sub>1</sub> = 100 Ω ±1%, See Figure 4			175		ps
r <sub>o</sub>	Output resistance	Differential on-chip termination between OUT+ and OUT-			100		Ω
CONTR	OL INPUTS						
I <sub>IH</sub>	High-level Input current	VIN = VCC				5	μΑ
I <sub>IL</sub>	Low-level Input current	VIN = GND		-125	-90		μΑ
R <sub>(PU)</sub>	Pullup resistance				35		kΩ
POWER	CONSUMPTION						
P <sub>D</sub>	Device power dissipation	All outputs terminated 100 $\Omega$			290	414	mW
P <sub>Z</sub>	Device power dissipation in 3-state	All outputs in 3-state				331	mW
Icc	Device current consumption	All outputs terminated 100 Ω	PRBS 2 <sup>7-1</sup> pattern at 4 Gbps			115	mA

# **SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
MULTIF	PLEXER				·	
t <sub>(SM)</sub>	Multiplexer switch time	Multiplexer to valid output		3	6	ns
DIFFER	ENTIAL OUTPUTS					
t <sub>PLH</sub>	Low-to-high propagation delay	Propagation delay input to output See Figure 6		0.5	0.7	ns
t <sub>PHL</sub>	High-to-low propagation delay			0.5	0.7	ns
t <sub>r</sub>	Rise time	20% to 80% of V <sub>O(DB)</sub> ; Test Pattern: 100-MHz clock signal; See Figure 5 and Figure 8		80		ps
t <sub>f</sub>	Fall time			80		ps
t <sub>sk(p)</sub>	Pulse skew,   t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(2)</sup>				20	ps
t <sub>sk(o)</sub>	Output skew <sup>(3)</sup>	All outputs terminated with 100 $\Omega$		25	100	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(4)</sup>				300	ps
t <sub>zd</sub>	3-State switch time to disable	Assumes 50 Ω to Vcm and 150 pF load on each output			20	ns
t <sub>ze</sub>	3-State switch time to enable	Assumes 50 Ω to Vcm and 150 pF load on each output			10	ns
RJ	Device random jitter, rms	See Figure 8 for test circuit. BERT setting 10 <sup>-15</sup> Alternating 10-pattern.		0.8	2	ps-rms

All typical values are at 25°C and with 3.3 V supply unless otherwise noted.

Submit Documentation Feedback

Copyright © 2007-2009, Texas Instruments Incorporated

 $t_{sk(p)}$  is the magnitude of the time difference between the  $t_{PLH}$  and  $t_{PHL}$  of any output of a single device.

 $t_{sk(p)}$  is the magnitude of the time difference between the  $t_{PLH}$  and  $t_{PHL}$  of any two outputs of a single device.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# SWITCHING CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	Intrinsic deterministic device jitter <sup>(5)(6)</sup> , peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 8 for the test circuit.	PRBS 2 <sup>7-1</sup> pattern	4 Gbps			30	ps
DJ		0 dB preemphasis		1.25 Gbps Over 20-inch FR4 trace		7		
	Absolute deterministic output jitter <sup>(7)</sup> , peak-to-peak (PREx_x = 0); See Figure 8 for the test circuit.		4 Gbps Over FR4 trace 2-inch to 20 inches long		20		ps	

- (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ<sub>(OUT)</sub> - DJ<sub>(IN)</sub>), where DJ<sub>(OUT)</sub> is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP. DJ<sub>(IN)</sub> is the peak-to-peak deterministic jitter of the pattern generator driving the device.

  The SN65LVCP402 built-in passive input equalizer compensates for ISI. For a 20-inch FR4 transmission line with 8-mil trace width, the
- LVCP402 typically reduces jitter by 60 ps from the device input to the device output.
- (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP402 output. The value is a real measured value with a Bit error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: DJ<sub>(absolute)</sub> = DJ<sub>(Signal generator)</sub> + DJ<sub>(transmission line)</sub> + DJ<sub>(intrinsic(LVCP402))</sub>.

# **Table 2. Preemphasis Controls Settings**

_ (4)	- (1)	OUTPUT	OUTPUT OUTPUT LEVEL IN mV <sub>PP</sub> PREEMPHASIS LEVEL IN dB DE-EMPHASIZED PRE-EMPHASIZED		TYPICAL FR4
Px_2 <sup>(1)</sup>	Px_1 <sup>(1)</sup>				TRACE LENGTH
0	0	0 dB	1200	1200	10 inches of FR4 trace
0	1	3 dB	850	1200	20 inches of FR4 trace
1	0	6 dB	600	1200	30 inches of FR4 trace
1	1	9 dB	425	1200	40 inches of FR4 trace

(1) x = 1 or 2

# **Table 2. Receive Equalization Settings**

EQ	Equalization	Typical Line Trace
1	5 dB	25 inches of FR4
0	12 dB	43 inches of FR4

Copyright © 2007-2009, Texas Instruments Incorporated



# PARAMETER MEASUREMENT INFORMATION




Figure 3. Preemphasis and Output Voltage Waveforms and Definitions





Figure 4. t<sub>(PRE)</sub> Preemphasis Duration Measurement



**Figure 5. Driver Output Transition Time** 



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Propagation Delay Input to Output



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 7. Driver Jitter Measurement Waveforms





Figure 8. AC Test Circuit — Jitter and Output Rise Time Test Circuit


The SN65LVCP402 input equalizer provides 5-dB frequency gain to compensate for frequency loss of a shorter backplane transmission line. For characterization purposes, a 24-inch FR-4 coupled transmission line is used in place of the backplane trace. The 24-inch trace provides roughly 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective  $\epsilon(r)$  of 3.1.

Copyright © 2007–2009, Texas Instruments Incorporated



# **TYPICAL DEVICE BEHAVIOR**





NOTE: 51 Inch (128.54 cm) Input Trace, dR = 4.25 Gbps; 2<sup>7-1</sup> PRBS **Figure 9. Data Input and Output Pattern** 

Figure 10. Preemphasis Signal Shape




Figure 11. Data Output Pattern



# TYPICAL CHARACTERISTICS

# **DETERMINISTIC OUTPUT JITTER** vs DATA RATE 50 27-1 PRBS pattern, A 22 inch FR-4 Trace 8-mil Wide is Driving th LVCP402. The DJ is Measured on the Output of the LVCP402





Figure 12.

# **DETERMINISTIC OUTPUT JITTER** VS DIFFERENTIAL INPUT AMPLITUDE



# **DIFFERENTIAL OUTPUT VOLTAGE**





Figure 13. Figure 14.

# SUPPLY NOISE vs DETERMINISTIC JITTER



# **DETERMINISTIC OUTPUT JITTER**




Figure 16.



# **APPLICATION INFORMATION**

### **BANDWIDTH REQUIREMENTS**

Error free transmission of data over a transmission line has specific bandwidth demands. It is helpful to analyze the frequency spectrum of the transmit data first. For an 8B10B coded data stream at 3.75 Gbps of random data, the highest bit transition density occurs with a 1010 pattern (1.875 GHz). The least transition density in 8B10B allows for five consecutive ones or zeros. Hence, the lowest frequency of interest is 1.875 GHz/5 = 375 MHz. Real data signals consist of higher frequency components than sine waves due to the fast rise time. The faster the rise time, the more bandwidth becomes required. For 80-ps rise time, the highest important frequency component is at least  $0.6/(\pi \times 80 \text{ ps}) = 2.4 \text{ GHz}$ . Figure 17shows the Fourier transformation of the 375-MHz and 1.875-GHz trapezoidal signal.




Figure 17. Approximate Frequency Spectrum of the Transmit Output Signal With 80 ps Rise Time

The spectrum analysis of the data signal suggests building a backplane with little frequency attenuation up to 2 GHz. Practically, this is achievable only with expensive, specialized PCB material. To support material like FR4, a compensation technique is necessary to compensate for backplane imperfections.

# **EXPLANATION OF EQUALIZATION**

Backplane designs differ widely in size, layer stack-up, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material and its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially – often ranging from 8 inches up to 40 inches. Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the frequency signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB while the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency dependent loss causes distortion jitter on the transmitted signal. Each LVCP402 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP402 equalizer provides 5/12 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches of FR4 material with 8-mil trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.

www.ti.com

# SETTING THE PREEMPHASIS LEVEL

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable pre-emphasis such as LVCP402) and the LVCP402 receiver, the following steps are necessary:

- 1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the LVCP402 receiver output.
- 2. Increase the transmitter preemphasis until the data eye on the LVCP402 receiver output looks the cleanest.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVCP402RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP402	Samples
SN65LVCP402RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP402	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVCP402RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LVCP402RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP402RGER	VQFN	RGE	24	3000	356.0	356.0	35.0
SN65LVCP402RGET	VQFN	RGE	24	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated