## FEATURES

- 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput
- Suited for Point-to-Point Subsystem Communication With Very Low EMI
- 21 Data Channels Plus Clock in Low-Voltage TTL and 3 Data Channels Plus Clock Out Low-Voltage Differential
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant Data Inputs
- 'LVDS95 Has Rising Clock Edge Triggered Inputs
- Bus Pins Tolerate 6-kV HBM ESD
- Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
- Consumes <1 mW When Disabled
- Wide Phase-Lock Input Frequency Range 20 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Industrial Temperature Qualified $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Replacement for the National DS90CR215
DGG PACKAGE
(TOP VIEW)


## DESCRIPTION

The SN65LVDS95 LVDS serdes (serializer/deserializer) transmitter contains three 7-bit parallel-load serial-out shift registers, a $7 \times$ clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 4 balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS96.
When transmitting, data bits D0 through D20 are each loaded into registers of the SN65LVDS95 on the rising edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS95 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS95 is characterized for operation over ambient air temperatures of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM



Figure 1. 'LVDS95 Load and Shift Sequences

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range ${ }^{(2)}$ |  | -0.5 V to 4 V |
| $\mathrm{V}_{\text {O }}$ | Voltage range at any output terminal |  | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{V}_{1}$ | Voltage range at any input terminal |  | -0.5 V to 5.5 V |
|  | Electrostatic discharge ${ }^{(3)}$ | Bus pins (Class 3A) | 6 KV |
|  |  | Bus pins (Class 2B) | 400 V |
|  |  | All pins (Class 3A) | 6 KV |
|  |  | All pins (Class 2B) | 200 V |
|  | Continuous total power dissipation |  | See Dissipation Rating Table |
|  | Operating free-air temperature range |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds |  | $260^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the GND terminals.
(3) This rating is measured using MIL-STD-883C Method, 3015.7.

DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR ${ }^{(1)}$ ABOVE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \\ \text { POWER RATING } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| DGG | 1316 mW | 13.1 mW/ ${ }^{\circ} \mathrm{C}$ | 724 mW | 526 mW |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

|  |  | MIN | NOM | MAX |
| :--- | ---: | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 3 | 3.3 | 3.6 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | V |  |
| $\mathrm{Z}_{\mathrm{L}}$ | Differential load impedance | 90 | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 40 | 132 | $\Omega$ |

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IT }}$ | Input voltage threshold |  |  | 1.4 |  | V |
| \|VOD | Differential steady-state output voltage magnitude | $R_{L}=100 \Omega$, See Figure 3 | 247 |  | 454 | mV |
| $\Delta \mid \mathrm{V}_{\text {OD }} \mathrm{l}$ | Change in the steady-state differential output voltage magnitude between opposite binary states |  |  |  | 50 |  |
| $\mathrm{V}_{\mathrm{OC}(\mathrm{SS})}$ | Steady-state common-mode output voltage | See Figure 3 | 1.125 |  | $\begin{array}{r} 1.37 \\ 5 \\ \hline \end{array}$ | V |
| $\mathrm{V}_{\text {OC(PP) }}$ | Peak-to-peak common-mode output voltage |  |  | 80 | 150 | mV |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| los | Short-circuit output current | $\mathrm{V}_{\mathrm{OY}}=0 \mathrm{~V}$ |  |  | $\pm 24$ | mA |
|  |  | $\mathrm{V}_{\mathrm{OD}}=0 \mathrm{~V}$ |  |  | $\pm 12$ | mA |
| $\mathrm{l}_{\mathrm{Oz}}$ | High-impedance state output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | Quiescent current (average) | Disabled, all inputs at GND |  |  | 280 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {cc(AVG }}$ |  | Enabled, $R_{L}=100 \Omega$ (4 places), Worst-case pattern (see Figure 4), $\mathrm{t}_{\mathrm{c}}=15.38 \mathrm{~ns}$ |  | 85 | 110 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  |  | 3 |  | pF |

(1) All typical values are $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TIMING REQUIREMENTS

|  |  | MIN | NOM | MAX |
| :--- | :--- | ---: | ---: | ---: |
| $\mathrm{t}_{\mathrm{c}}$ | UNPut clock period | 14.7 | $\mathrm{t}_{\mathrm{c}}$ | 50 |
| $\mathrm{t}_{\mathrm{w}}$ | High-level input clock pulse width duration | $0.4 \mathrm{t}_{\mathrm{c}}$ | $0.6 \mathrm{t}_{\mathrm{c}}$ | ns |
| $\mathrm{t}_{\mathrm{t}}$ | Input signal transition time |  | 5 | ns |
| $\mathrm{t}_{\text {su }}$ | Data setup time, D0 through D27 before CLKIN $\uparrow$ ('95) (see Figure 2) | 3 | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ | Data hold time, D0 through D27 after CLKIN $\uparrow$ ('95) (see Figure 2) | 1.5 | ns |  |

## SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | Delay time, CLKOUT serial bit position 0 | $\mathrm{t}_{\mathrm{c}}=15.38 \mathrm{~ns}( \pm 0.2 \%),$ <br> \|linput clock jitter| < $50 \mathrm{ps}^{(2)}$, <br> See Figure 5 | -0.20 | 0 | 0.20 | ns |
| $\mathrm{t}_{1}$ | Delay time, CLKOUT $\uparrow$ serial bit position 1 |  | $1 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $1 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{2}$ | Delay time, CLKOUT $\uparrow$ serial bit position 2 |  | $2 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $2 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{3}$ | Delay time, CLKOUT $\uparrow$ serial bit position 3 |  | $3 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $3 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{4}$ | Delay time, CLKOUT $\uparrow$ serial bit position 4 |  | $4 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $4 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{5}$ | Delay time, CLKOUT $\uparrow$ serial bit position 5 |  | $5 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $5 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{6}$ | Delay time, CLKOUT $\uparrow$ serial bit position 6 |  | $6 / 7 \mathrm{t}_{\mathrm{c}}-0.20$ |  | $6 / 7 \mathrm{t}_{\mathrm{c}}+0.20$ | ns |
| $\mathrm{t}_{\text {sk(0) }}$ | Output skew, $\mathrm{t}_{\mathrm{n}}-\mathrm{n} / 7 \mathrm{t}_{\mathrm{c}}$ |  | -0.20 |  | 0.20 | ns |
| $\mathrm{t}_{7}$ | Delay time, CLKIN $\uparrow$ to CLKOUT $\uparrow$ | $\begin{aligned} & \mathrm{t}_{\mathrm{c}}=15.38 \mathrm{~ns}( \pm 0.2 \%), \\ & \mid \text { Input clock jitter } \mid<50 \mathrm{ps}^{(2)}, \\ & \text { See Figure 5 } \end{aligned}$ | 4.2 |  |  | ns |
|  | Output clock cycle-to-cycle jitter ${ }^{(3)}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{c}}=15.38 \mathrm{~ns}+0.75 \sin (2 \pi 500 \mathrm{E} 3 \mathrm{t}) \pm 0.05 \mathrm{~ns}, \\ & \text { See Figure } 6 \end{aligned}$ | $\pm 80$ |  |  | ps |
|  | Output clock | $\mathrm{t}_{\mathrm{c}}=15.38 \mathrm{~ns}+0.75 \sin (2 \pi 2 \mathrm{E} 6 \mathrm{t}) \pm 0.05 \mathrm{~ns},$ See Figure 6 | $\pm 300$ |  |  | ps |
| $\mathrm{t}_{\mathrm{w}}$ | High-level output clock pulse duration |  | $4 / 7 \mathrm{t}_{\mathrm{c}}$ |  |  | ns |
| $t_{t}$ | Differential output voltage transition time ( $\mathrm{t}_{\mathrm{r}}$ or $\mathrm{t}_{\mathrm{f}}$ ) | See Figure 3 | 260 | 700 | 1500 | ps |
| $\mathrm{t}_{\text {en }}$ | Enable time, $\overline{\text { SHTDN }} \uparrow$ to phase lock (Yn valid) | See Figure 7 | 1 |  |  | ms |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\text { SHTDN }} \downarrow$ to off-state (CLKOUT low) | See Figure 8 | 250 |  |  | ns |

(1) All typical values are $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) |Input clock jitter| is the magnitude of the change in the input clock period.
(3) The output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.

## PARAMETER MEASUREMENT INFORMATION



NOTE: All input timing is defined at 1.4 V on an input signal with a $10 \%$ to $90 \%$ rise or fall time of less than 5 ns .
Figure 2. Setup and Hold Time Definition


NOTE: The lumped instrumentation capacitance for any single ended voltage measurement is less than or equal to 10 pF . When making measurements at YP or YM, the complementary output shall be similarly loaded.


Figure 3. Test Load and Voltage Definitions for LVDS Outputs

## PARAMETER MEASUREMENT INFORMATION (continued)


(1) The worst-case test pattern produces nearly the maximum switching frequency for all of the LV-TTL outputs.

Figure 4. Worst-Case Power Test Pattern


Figure 5. Timing Definitions

## PARAMETER MEASUREMENT INFORMATION (continued)



Modulation $v(t)=A \sin \left(2 \pi f_{\text {mod }} t\right)$

| HP8656B Signal <br> Generator, <br> $0.1 ~ M H z-990 ~ M H z ~$ <br> RF Output | HP8665A Synthesized <br> Signal Generator, <br> $0.1 ~ M H z-4200 ~ M H z$ <br> Modulation Input Output | Device Under <br> Test | DTS2070C <br> Digital Time |
| :---: | :---: | :---: | :---: | :---: |
| Scope |  |  |  |

Figure 6. Clock Jitter Test Setup




Figure 7. Enable Time Measurement Definition


Figure 8. Disable Time Measurement Definition

## TYPICAL CHARACTERISTICS

 WORST-CASE SUPPLY CURRENT vsFREQUENCY


Figure 9.

## APPLICATION INFORMATION

## 16-BIT BUS EXTENSION

In a 16-bit bus application (Figure 10), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.


Figure 10. 16-Bit Bus Extension

## 16-BIT BUS EXTENSION WITH PARITY

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 11. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits ( 16 data +2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.
The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.


Figure 11. 16-Bit Bus Extension With Parity

## LOW COST VIRTUAL BACKPLANE TRANSCEIVER

Figure 12 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 12, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.
The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.


Figure 12. Virtual Backplane Transceiver

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LVDS95DGG | ACTIVE | TSSOP | DGG | 48 | 40 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SN65LVDS95 | Samples |
| SN65LVDS95DGGG4 | ACTIVE | TSSOP | DGG | 48 | 40 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SN65LVDS95 | Samples |
| SN65LVDS95DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SN65LVDS95 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN65LVDS95

- Automotive : SN65LVDS95-Q1
- Enhanced Product : SN65LVDS95-EP

NOTE: Qualified Version Definitions:

- Automotive-Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LVDS95DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LVDS95DGGR | TSSOP | DGG | 48 | 2000 | 350.0 | 350.0 | 43.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | $\mathbf{W}(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | $\mathbf{B}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LVDS95DGG | DGG | TSSOP | 48 | 40 | 530 | 11.89 | 3600 | 4.9 |
| SN65LVDS95DGGG4 | DGG | TSSOP | 48 | 40 | 530 | 11.89 | 3600 | 4.9 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

