

SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005

4<u>0e</u> 🛛 24

25 3 OE

FEATORES	SN54ABT16244WD PACKAGE
 Members of the Texas Instruments Widebus™ Family 	SN74ABT16244ADGG, DGV, OR DL PACKAGE (TOP VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	
 Latch-Up Performance Exceeds 500 mA Per JESD 70 	1Y1 2 47 1A1 1Y2 3 46 1A2
 Typical V_{OLP} (Output Ground Bounce) <1 V at V_{CC} = 5 V, T_A = 25°C 	GND 4 45 GND 1Y3 5 44 1A3
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1Y4 6 43 1A4 V _{CC} 7 42 V _{CC} 2Y1 8 41 2A1
Flow-Through Architecture Optimizes PCB Layout	2Y2 9 40 2A2 GND 10 39 GND
• High-Drive Outputs (-32-mA I _{OH} , 64-mA I _{OL})	2Y3 🛛 11 38 🗋 2A3
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink 	2Y4 0 12 37 0 2A4 3Y1 0 13 36 0 3A1
Small-Outline (DGG), and Thin Very	3Y2 🛛 14 35 🗋 3A2
Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	GND 0 15 34 0 GND 3Y3 0 16 33 0 3A3
Using 25-mil Center-to-Center Spacings	3Y4 [] 17 32 [] 3A4
DESCRIPTION	V _{CC} 18 31 V _{CC} 4Y1 19 30 4A1
The SN54ABT16244 and SN74ABT16244A are 16-bit	4Y2 22 20 29 4A2 GND 21 28 GND
buffers and line drivers designed specifically to improve both the performance and density of 3-state	GND 21 28 GND 4Y3 22 27 4A3
memory address drivers, clock drivers, and	4Y4 [23 26] 4A4

true outputs and symmetrical OE (active-low output-enable) inputs. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide

The SN54ABT16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16244A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (EACH BUFFER)

	-	-
INP	UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB are trademarks of Texas Instruments.

SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005




LOGIC SYMBOL⁽¹⁾


				1	l	
10E	1	EN1				
2 <mark>0E</mark>	48	EN2				
	25	EN3				
3OE	24					
4OE		EN4				
	47	—-5			2	
1A1	46	┣—	1	1 ▽	3	1Y1
1A2	44	1			5	1Y2
1A3	43				6	1Y3
1A4	41				8	1Y4
2A1	40		1	2 ▽		2Y1
2A2		-			9	2Y2
2A3	38				11	2Y3
2A4	37				12	2Y4
3A1	36		1	3 ▽	13	3Y1
	35		1	J ·	14	
3A2	33				16	3Y2
3A3	32	┣—			17	3Y3
3A4	30				19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2						4Y2
4A3	27	-			22	4Y3
4A4	26				23	4Y4
		L			1	


⁽¹⁾ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005











Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high o	r power-off state	-0.5	5.5	V
	Current into any output in the low state	SN54ABT16244		96	~
I _O	Current into any output in the low state	SN74ABT16244A		128	mA
I _{IK}	Input clamp current	V ₁ < 0		-18	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
		DGG package		89	
θ_{JA}	Package thermal impedance ⁽³⁾	DGV package		93	°C/W
		DL package		94	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD 51.

SN54ABT16244, SN74ABT16244A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005

Recommended Operating Conditions⁽¹⁾

			SN54ABT	16244	SN74ABT	16244A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	V_{CC}	0	V_{CC}	V
I _{OH}	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, (1) Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	NDITIONS	T,	_A = 25°C ⁽	1)	SN54AB	16244	SN74ABT	16244A	
		IESI CO	NDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		
V _{OH}			I _{OH} = -24 mA	2			2				V
	$V_{CC} = 4.5 V$		I _{OH} = -32 mA	2 ⁽³⁾					2		
			I _{OL} = 48 mA			0.55		0.55			
V _{OL}		$V_{CC} = 4.5 V$	I _{OL} = 64 mA			0.55 ⁽³⁾				0.55	V
V _{hys}					100						mV
ι, I		$V_{CC} = 5.5 V, V_{I} = V_{CC}$	_{CC} or GND			±1		±1		±1	μA
I _{OZH}		V _{CC} = 5.5 V,	V _O = 2.7 V			10 ⁽⁴⁾		10		10 ⁽⁴⁾	μA
I _{OZL}			V _O = 0.5 V			-10 ⁽⁴⁾		-10		-10 ⁽⁴⁾	μA
I _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 5.5 \text{ V}$			±100				±100	μA
I _{CEX}		$V_{CC} = 5.5 V,$ $V_{O} = 5.5 V$	Outputs high			50		50		50	μΑ
I _O ⁽⁵⁾		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			3		2		3	
I _{CC}		$I_{0} = 0,$	Outputs low			32		32		32	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			3		2		3	
		V _{CC} = 5.5 V,	Outputs enabled			0.05		1.5		0.05	
$\Delta I_{CC}^{(6)}$	Data inputs	One input at 3.4 V, Other inputs at V_{CC} or GND	Outputs disabled			0.05		1		0.05	mA
	Control inputs	V_{CC} = 5.5 V, One in Other inputs at V_{CC}	put at 3.4 V, or GND			0.05		1.5		0.05	
Ci		$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			3						pF
Co		V _O = 2.5 V or 0.5 V			6						pF

(1)

Characteristics for $T_A = 25^{\circ}C$ apply to the SN74ABT16244A only. All typical values are at $V_{CC} = 5$ V. On products compliant to MIL-PRF-38535, this parameter does not apply. (2) (3)

This data-sheet limit may vary among suppliers. (4)

(5) Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND. (6)

SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54ABT16244						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V. T	_{CC} = 5 V _A = 25°C	,	MIN	МАХ	UNIT		
			MIN	TYP	MAX					
t _{PLH}	A	V	0.7	2.3	3.2	0.7	3.6	20		
t _{PHL}	A	I	0.5	2.6	3.7	0.5	4.2	ns		
t _{PZH}	OE	V	0.7	3	4	0.7	4.9	20		
t _{PZL}	UE	T	0.9	3.2	5.5	0.9	6.5	ns		
t _{PHZ}	OE	V	1.7	3.6	5	1.7	6	ns		
t _{PLZ}	UL	I	1.5	2.9	4.7	1.5	5.7	115		

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN74	ABT162	44A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C T ₄	_{CC} = 5 V _A = 25°C		MIN	МАХ	UNIT
			MIN	TYP	MAX			
t _{PLH}	A or B	V	1	2.3	3.2	1	3.5	20
t _{PHL}	AUD	T	1	2.6	3.7	1	4.1	ns
t _{PZH}	OE	V	1	3	3.8	1	4.8	ns
t _{PZL}	OL	Ι	1	3.2	4	1	4.8	115
t _{PHZ}	ŌĒ	V	1	3.6	4.4	1	4.8	ns
t _{PLZ}	0L	I	1	2.9	3.7	1	4.1	115

SN54ABT16244, SN74ABT16244A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073H-SEPTEMBER 1991-REVISED AUGUST 2005



PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9317401MXA	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9317401MX A SNJ54ABT16244W D	Samples
SN74ABT16244ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16244A	Samples
SN74ABT16244ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH244A	Samples
SN74ABT16244ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16244A	Samples
SN74ABT16244ADLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16244A	Samples
SN74ABT16244ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16244A	Samples
SN74ABT16244ADLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16244A	Samples
SNJ54ABT16244WD	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9317401MX A SNJ54ABT16244W D	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16244ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT16244ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74ABT16244ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16244ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT16244ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74ABT16244ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16244ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74ABT16244ADLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated