SCBS666B - JULY 1996 - REVISED JUNE 2004

- Members of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout

description/ordering information

These 18-bit bus-interface flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT162823A devices can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

SN54ABT162823A . . . WD PACKAGE SN74ABT162823A . . . DGG OR DL PACKAGE (TOP VIEW)

		U		1
1CLR	1	\cup	56]1CLK
10E	2		55	
1Q1	3		54]1D1
GND [4		53	GND
1Q2 [5		52]1D2
1Q3 [6		51] 1D3
V _{CC} [7		50]v _{cc}
1Q4 [8		49]1D4
1Q5	9		48] 1D5
1Q6	10		47]1D6
GND [11		46	GND
1Q7 [12		45] 1D7
1Q8	13		44] 1D8
1Q9 [14		43] 1D9
2Q1 [15		42]2D1
2Q2	16		41	2D2
2Q3 [17		40	2D3
GND [18		39	GND
2Q4 [19		38]2D4
2Q5 [20		37] 2D5
2Q6 [21		36]2D6
V _{CC} [22		35]v _{cc}
2Q7 [23		34	2D7
2Q8	24		33]2D8
GND [25		32	GND
2Q9	26		31	2 <u>D</u> 9
2 <u>0E</u> [27		30	2CLKEN
2CLR	28		29]2CLK

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74ABT162823ADL	A DT4 C0000 A
-40°C to 85°C	SSOP – DL	Tape and reel	SN74ABT162823ADLR	ABT162823A
	TSSOP - DGG	Tape and reel	SN74ABT162823ADGGR	ABT162823A
-55°C to 125°C	CFP – WD	Tube	SNJ54ABT162823AWD	SNJ54ABT162823AWD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SN54ABT162823A, SN74ABT162823A 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS666B - JULY 1996 - REVISED JUNE 2004

description/ordering information (continued)

A buffered output-enable (\overline{OE}) input places the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


FUNCTION TABLE (each 9-bit flip-flop)

		`		- 1-7							
	INPUTS										
ŌĒ	CLR	CLKEN	LKEN CLK D		Q						
L	L	Χ	Χ	Х	L						
L	Н	L	\uparrow	Н	Н						
L	Н	L	\uparrow	L	L						
L	Н	L	L	Χ	Q ₀						
L	Н	Н	Χ	Χ	Q_0						
Н	Χ	X	X	X	Z						

logic diagram (positive logic)



To Eight Other Channels



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I _O	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54ABT162823A, SN74ABT162823A 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS666B - JULY 1996 - REVISED JUNE 2004

recommended operating conditions (see Note 3)

			SN54ABT1	62823A	SN74ABT1	62823A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	2	2		V
V _{IL}	Low-level input voltage			8.0		0.8	V
VI	Input voltage	0 4	Vcc	0	VCC	V	
loh	High-level output current		7	-3		-12	mA
loL	Low-level output current		2	8		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20/	10		10	ns/V
Δt/ΔV _{CC}	Input transition rise or fall rate		200		200	·	μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	7507.00	T,	A = 25°C	;	SN54ABT1	62823A	SN74ABT1	62823A		
PARAMETER	IEST CO	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_I = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5			2.5		2.5		
	V _{CC} = 5 V,	$I_{OH} = -1 \text{ mA}$	3			3		3		V
VOH	V 45V	IOH = -3 mA	2.4			2.4		2.4		V
	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2*					2		
	\\ 45\\	I _{OL} = 8 mA		0.4			0.8		0.65	V
VOL	V _{CC} = 4.5 V	$I_{OL} = 12 \text{ mA}$			0.8*				0.8	V
lj	$V_{CC} = 5.5 V,$	$V_I = V_{CC}$ or GND			±1		≥±1		±1	μА
lozpu	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$			±50	4	±50		±50	μΑ	
lozpd	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V, 0}$			±50	C7 D	±50		±50	μΑ	
lozh [‡]	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			10	20	10		10	μΑ
I _{OZL} ‡	$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$			-10	O.V.	-10		-10	μΑ
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	4			±100	μА
ICEX	V _C C = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO§	V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
	V _{CC} = 5.5 V,	Outputs high			0.5		0.5		0.5	
l _{CC}	$I_{O} = 0$,	Outputs low			80		80		80	mA
	$V_I = V_{CC}$ or GND	Outputs disabled			0.5		0.5		0.5	
ΔICC¶	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.5 V			3.5						pF
Co	V _O = 2.5 V or 0.5 V			9						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL-voltage level, rather than V_{CC} or GND.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SCBS666B - JULY 1996 - REVISED JUNE 2004

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V _{CC} =	= 5 V, 25°C	SN54ABT1	62823A	SN74ABT1	62823A	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			150		150		150	MHz	
	Pode a desertion	CLR low	3.3		3.3	1/4	3.3			
t _W	Pulse duration	CLK high or low	3.3		3.3	3.	3.3		ns	
		CLR inactive	1.6		2 0	7	1.6		ns	
t _{su}	Setup time before CLK↑	Data	2		2		2			
		CLKEN low	2.8		2,8		2.8			
		Data	1.2		21.2		1.2		ns	
th	Hold time after CLK↑	CLKEN low	0.6		0.6	•	0.6	·		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT162823A		SN74ABT162823A		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150		150		MHz
t _{PLH}	CLK	0	2.3	4.6	6.2	2.3	8.4	2.3	7.5	20
^t PHL	CLK	Q	2.8	4.6	6.1	2.8	7.1	2.8	6.7	ns
t _{PHL}	CLR	Q	2.8	5	6.3	2.8	7.2	2.8	7	ns
^t PZH	ŌĒ	_	1.7	3.8	5	1.7	5.8	1.7	5.9	
t _{PZL}	OE	Q	3	5	6.1	3	7.2	3	7	ns
t _{PHZ}	ŌĒ		2.6	4.8	6.1	2.6	7.3	2.6	6.6	
^t PLZ	OE	Q	1.9	4.6	6.7	1.9	10.2	1.9	9	ns

SCBS666B - JULY 1996 - REVISED JUNE 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq 2.5~\text{ns}$, $t_f \leq 2.5~\text{ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Op Temp (°C) Device Marking (4/5)	
							(6)				
SN74ABT162823ADL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162823A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT162823ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated