#### SN54ABT16541, SN74ABT16541A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS118C – FEBRUARY 1991 – REVISED JANUARY 1997

SN54ABT16541 . . . WD PACKAGE **Members of the Texas Instruments** SN74ABT16541A . . . DGG, DGV, OR DL PACKAGE Widebus<sup>™</sup> Family (TOP VIEW) State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 2 Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17** Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise • Flow-Through Architecture Optimizes PCB Layout High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>) Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings description The SN54ABT16541 and SN74ABT16541A are noninverting 16-bit buffers composed of two 8-bit

sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

		1 1		
1 <u>0E1</u>	1	$\cup$	48	10E2
1Y1 🛛	2		47	1A1
1Y2 🛛	3		46	1A2
gnd [	4		45	GND
1Y3 [	5		44	1A3
1Y4 [	6		43	1A4
V <sub>CC</sub>	7		42	V <sub>CC</sub>
1Y5 [	8		41	1A5
1Y6 [	9		40	1A6
GND [	10		39	GND
1Y7 [	11		38	1A7
1Y8 🛛	12		37	1A8
2Y1 [	13		36	2A1
2Y2 [	14		35	2A2
GND [	15		34	GND
2Y3 [	16		33	2A3
2Y4 [	17		32	2A4
V <sub>CC</sub>	18		31	V <sub>CC</sub>
2Y5 [	19		30	2A5
2Y6 [	20		29	2A6
GND	21		28	GND
2Y7 [	22		27	2A7
2Y8	23		26	2A8
20E1	24		25	20E2

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16541A is characterized for operation from -40°C to 85°C.

	(each 8-bit section)											
	INPUTS	OUTPUT										
OE1	OE2	Α	Y									
L	L	L	L									
L	L	Н	н									
н	Х	Х	Z									
X	Н	Х	Z									

# **FUNCTION TABLE**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

# SN54ABT16541, SN74ABT16541A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

### logic symbol<sup>†</sup>


				1	
10E1	1	&			
10E2	48		EN1		
20E1	24	&			
20E1	25		EN2		
20E2					
1A1	47		<b>_</b>	2	1Y1
	46	'	1.0	3	
1A2	44			5	1Y2
1A3	43			6	1Y3
1 <b>A</b> 4	41			8	1Y4
1A5	40			9	1Y5
1A6	38			11	1Y6
1A7	37			12	1Y7
1 <b>A</b> 8					1Y8
2A1	36	1	2 ▽	13	2Y1
2A2	35			14	2Y2
2A3	33			16	2Y3
2A4	32			17	2Y4
	30			19	
2A5	29			20	2Y5
2A6	27			22	2Y6
2A7	26			23	2Y7
2A8					2Y8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 



**To Seven Other Channels** 



### SN54ABT16541, SN74ABT16541A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{llllllllllllllllllllllllllllllllllll$	V to 7 V to 5.5 V . 96 mA 128 mA -18 mA -50 mA 89°C/W 93°C/W
Storage temperature range, T <sub>stg</sub> 65°C t	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54AB	T16541	SN74ABT	16541A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EM	2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0 <	Vcc	0	VCC	V
ЮН	High-level output current		C)	-24		-32	mA
IOL	Low-level output current		202	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



### SN54ABT16541, SN74ABT16541A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	METED	TEST CO	TEST CONDITIONS				SN54AB	Г16541	SN74ABT1	6541A	UNIT
PARA	METER		NDITION5	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5		
VOH		$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3		3		V
V <sub>CC</sub> = 4.5 V		$V_{00} = 45 V$	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>					100						mV
Ц		V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		50		10	μΑ
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-10	-50			-10	μΑ
l <sub>off</sub>		$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100	7			±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	Douc	50		50	μA
10‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	<b>2</b> –50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		2		3	
ICC		$I_{O} = 0,$	Outputs low			34		32		34	mA
	_	$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		2		3	
	Data	$V_{CC} = 5.5 V$ , One input at 3.4 V,	Outputs enabled			1		1.5		1	
∆ICC§	inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		0.05		0.05	mA
Control V <sub>CC</sub> = 5.5 V, One in Other inputs at V <sub>CC</sub>					1.5		1.5		1.5		
Ci		V <sub>I</sub> = 2.5 V or 0.5 V			3.5						pF
Co		V <sub>O</sub> = 2.5 V or 0.5 V			3.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54AB	Г16541	SN74ABT	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	V	1	2.1	3	1	3.5	1	3.4	
<sup>t</sup> PHL	A	T	1	2.5	3.6	1	4.3	1	4.2	ns
<sup>t</sup> PZH		v	1.3	3.2	4.3	1.3	5.3	1.3	5.2	00
<sup>t</sup> PZL	OE	Ý	1.6	3.8	4.7	1.6	6.2	1.6	6	ns
<sup>t</sup> PHZ	OE	V	1.3	4.1	4.8	0.3	5.4	1.3	5.4	
<sup>t</sup> PLZ	UE	Y	1	3.3	4	Q 1	4.3	1	4.3	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



### SN54ABT16541, SN74ABT16541A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

07V TEST **S**1 O Open **500** Ω **S**1 From Output tPLH/tPHL Open  $\Lambda \Lambda A$ **Under Test** 0 GND 7 V tPLZ/tPZL C<sub>L</sub> = 50 pF tPHZ/tPZH Open **500** Ω (see Note A) 3 V LOAD CIRCUIT **Timing Input** 1.5 V 0 V tw t<sub>su</sub> th 3 V 3 V 1.5 V 1.5 V Input **Data Input** 1.5 V 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V <sup>t</sup>PZL Ð <sup>t</sup>PLH <sup>t</sup>PHL <sup>t</sup>PLZ Output VOH 3.5 V Waveform 1 1.5 V 1.5 V 1.5 V Output V<sub>OL</sub> + 0.3 V S1 at 7 V VOL VOL (see Note B) tPHZ -tPHL -<sup>t</sup>PLH <sup>t</sup>PZH Output VOH ۷он V<sub>OH</sub> – 0.3 V Waveform 2 1.5 V 1.5 V 1.5 V Output S1 at Open ≈ 0 V VOL (see Note B) **VOLTAGE WAVEFORMS** VOLTAGE WAVEFORMS **PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics: PKR  $\leq$  10 MHz,  $2O = 50 \Omega$ ,  $t_{f} \leq 2.5 \text{ ns}$ ,  $t_{f} \leq 2.5 \text{ ns}$

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
		TOOOD	<b>D</b> 00	40	0000		(6)		40.1- 05		
SN74ABT16541ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16541A	Samples
SN74ABT16541ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16541A	Samples
											Samples
SN74ABT16541ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16541A	Samples
SN74ABT16541ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16541A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16541ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT16541ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16541ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT16541ADLR	SSOP	DL	48	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16541ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated