SN54ABT16543 . . . WD PACKAGE

SN74ABT16543 . . . DGG OR DL PACKAGE

(TOP VIEW)

SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

- **Members of the Texas Instruments** Widebus<sup>™</sup> Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>) •
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16543 16-bit registered transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ABT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16543 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16543 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



		,	
1 OEAB 1 LEAB 1 CEAB GND 1 A1 1 A2 V <sub>CC</sub> 1 A3 1 A4 0	3 4 5 6 7 8	55 54 53 52 51 50 49	] 1 <u>OEBA</u> ] 1 <u>LEBA</u> ] 1CEBA ] GND ] 1B1 ] 1B2 ] V <sub>CC</sub> ] 1B3 ] 1B4
1A5 [			] 1B5
GND			] GND
1A6 [	12	45	] 1B6
1A7 [	13	44	] 1B7
1A8 [		43	] 1B8
2A1 [		42	] 2B1
2A2 [		41	] 2B2
2A3 [		40	] 2B3
GND [		39	] GND
2A4 [			2B4
2A5 [		37	2B5
2A6 [		36	2B6
	22	35	] V <sub>CC</sub>
2A7 [			2B7
2A8 [			2B8
GND			GND
2CEAB			2CEBA
2LEAB			2LEBA
20EAB	28	29	20EBA

Copyright © 1997, Texas Instruments Incorporated

# SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS087C – FEBRUARY 1991 – REVISED JANUARY 1997

#### **FUNCTION TABLE<sup>†</sup>** (each 8-bit section)

	(••••		, ,	
	INPU	JTS		OUTPUT
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Х	Z
Х	Х	Н	Х	Z
L	Н	L	Х	в <sub>0</sub> ‡
L	L	L	L	L
L	L	L	Н	Н

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established



logic symbol<sup>†</sup>


1 <mark>0EBA</mark>	56		1EN3				
1CEBA	54		G1				
1LEBA	55		1C5				
10EAB	1		2EN4				
	3	N					
1CEAB	2		G2				
1LEAB	29	 	2C6				
20EBA	31		7EN9				
2CEBA	30		G7				
2LEBA	28	N	7C11				
2OEAB	26	N	8EN10				
2CEAB	27	N	G8				
2LEAB		D	8C12	لے ا			
1A1	5	• •	⊽3	5D		52	1B1
			6D	4 ⊽ ·	Ì		
440	6			4 \		51	400
1A2	8					49	1B2
1A3	9					48	1B3
1A4	10					47	1B4
1A5	12					45	1B5
1A6	13					44	1B6
1A7	14					43	1B7
1 <b>A</b> 8	15					42	1B8
2A1		• •	∇9	11D			2B1
	40		12D	10▽		44	
2A2	16					41	2B2
2A3	17					40	2B3
2A4	19					38	2B4
2A5	20					37	2B5
2A6	21				<b>+</b> ►	36	2B6
2A0 2A7	23				_ <b>.</b>	34	2B0
2A7 2A8	24					33	
ZAð							2B8

 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

### logic diagram (positive logic)



**To Seven Other Channels** 



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT16543 SN74ABT16543	0.5 V to 7 V 0.5 V to 5.5 V 96 mA
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_{O} < 0$ )	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54AB1	Г16543	SN74AB1	16543	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEAT OOL		Т	A = 25°C	;	SN54AB	Г16543	SN74AB1		
PA	RAMETER	TEST CON	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5		
Vari		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		V
∨он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>					100						mV
lj –	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = V <sub>CC</sub> or GND			±1		±1		±1	μA
•	A or B ports					±100		±100		±100	
IOZH‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50**		10		50	μΑ
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50**		-10		-50	μA
loff		$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100				±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
ΙΟ§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			35		35		35	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2	
$\Delta I_{CC}$ ¶		$V_{CC} = 5.5 V$ , One in Other inputs at $V_{CC}$				0.5		0.5		0.5	mA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			8.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* These limits apply only to the SN74ABT16543.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	= 5 V, 25°C	SN54AB	16543	SN74ABT	16543	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LEAB or LEBA low		4		4		4		ns
		High	1.5		1.5		1.5		
t <sub>su</sub>	Setup time, data before LEAB↑ or LEBA↑	Low	3.5		3.5		3.5		ns
+.		High	1.5		1.5		1.5		ns
<sup>t</sup> h	Hold time, data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Low	2		2		2		115



#### SN54ABT16543, SN74ABT16543 **16-BIT REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


				SN5	4ABT16	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Tj	C = 5 V = 25°C	,	MIN	мах	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A or B	B or A	0.8	2.5	3.3	0.8	3.9	ns
<sup>t</sup> PHL	AUB	BUIA	0.9	2.7	4.4	0.9	5.2	115
tPLH	LE	A or B	1	3.1	4.3	1	5.3	ns
<sup>t</sup> PHL	LE	AUD	1.2	3.3	4.8	1.2	5.7	115
<sup>t</sup> PZH	ŌĒ	A or B	0.8	3.4	4.3	0.8	5.3	ns
tPZL	UE	AUD	1.1	3.8	7	1.1	7.9	115
<sup>t</sup> PHZ	ŌĒ	A or B	1.9	4	6.3	1.9	7.2	ns
<sup>t</sup> PLZ	ÛE	AUD	1.6	3.3	4.6	1.6	5	115
<sup>t</sup> PZH	CE	A or B	0.9	3.8	4.9	0.9	6.3	ns
tPZL	UE UE	AUD	1.2	4.2	6.8	1.2	7.9	115
<sup>t</sup> PHZ	CE	A or B	2	4.5	6.4	2	7.3	ns
<sup>t</sup> PLZ	νL		1.7	3.9	5.1	1.7	5.6	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>0</sub> T	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	A or B	B or A	1	2.5	3.3	1	3.8	ns
<sup>t</sup> PHL	AUD	BUIA	1	2.7	4.4	1	5.1	115
<sup>t</sup> PLH	LE	A or B	1	3.1	4.3	1	5.2	ns
<sup>t</sup> PHL	LE	AUD	1.2	3.3	4.8	1.2	5.6	115
<sup>t</sup> PZH	OE	A or B	1	3.4	4.3	1	5.2	ns
<sup>t</sup> PZL	OE	AUD	1.1	3.8	5.9	1.1	7	115
<sup>t</sup> PHZ	OE	A or B	1.9	4	5	1.9	5.7	ns
<sup>t</sup> PLZ	ÛE	AUB	1.6	3.3	4.2	1.6	4.6	115
<sup>t</sup> PZH		A or B	1	3.8	4.9	1	6.2	ns
<sup>t</sup> PZL	CE	AUB	1.2	4.2	6.5	1.2	7.8	115
<sup>t</sup> PHZ	CE	A or B	2	4.5	5.6	2	6.6	20
<sup>t</sup> PLZ	UE UE	AUB	1.7	3.9	5.1	1.7	5.4	ns



SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9324101MXA	ACTIVE	CFP	WD	56	15	Non-RoHS & Green	(6) SNPB	N / A for Pkg Type	-55 to 125	5962-9324101MX A SNJ54ABT16543W D	Samples
SN74ABT16543DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16543	Samples
SN74ABT16543DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16543	Samples
SN74ABT16543DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16543	Samples
SNJ54ABT16543WD	ACTIVE	CFP	WD	56	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9324101MX A SNJ54ABT16543W D	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ABT16543, SN74ABT16543 :

- Catalog : SN74ABT16543
- Military : SN54ABT16543

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16543DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16543DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16543DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16543DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16543DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

# **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

#### WD (R-GDFP-F\*\*)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated