SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54ABT16657 WD PA( SN74ABT16657 DGG OR DL (TOP VIEW)	
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>		t/R
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17</li> </ul>	NC 2 55 10	ODD/EVEN PARITY
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt; 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	GND [] 4 53 [] G 1A1 [] 5 52 [] 1E	B1
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	$1A2 \begin{bmatrix} 6 & 51 \end{bmatrix} 1E$ $V_{CC} \begin{bmatrix} 7 & 50 \end{bmatrix} V_{CC}$	сс
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	1A3   8 49 16 1A4 9 48 16 1A5 10 47 16	B4
<ul> <li>High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)</li> </ul>	GND 11 46 G	
Package Options Include Plastic 300-mil	1A6 <b>[</b> 12 45 <b>]</b> 1E	B6
Shrink Small-Outline (DL) and Thin Shrink	1A7 <b>[</b> 13 44 <b>[</b> 16	
Small-Outline (DGG) Packages and 380-mil		
Fine-Pitch Ceramic Flat (WD) Package	2A1 15 42 2E	
Using 25-mil Center-to-Center Spacings	2A2 16 41 2E	
description		
description	GND 18 39 G	
The 'ABT16657 contain two noninverting octal	2A4 [ 19 38 ] 2E 2A5 [ 20 37 ] 2E	
transceiver sections with separate parity	2A5 20 37 2E 2A6 21 36 2E	
generator/checker circuits and control signals.	$V_{CC}$ $\begin{bmatrix} 22 & 35 \end{bmatrix} V_{CC}$	
For either section, the transmit/receive $(1T/\overline{R} \text{ or } T)$	2A7 [ 23 34 ] 2E	
$2T/\overline{R}$ ) input determines the direction of data flow.	2A7 [ 23 34 ] 21 2A8 [ 24 33 ] 2E	
When $1T/\overline{R}$ (or $2T/\overline{R}$ ) is high, data flows from the	GND 25 32 G	
1A (or 2A) port to the 1B (or 2B) port (transmit mode); when $1T/\overline{R}$ (or $2T/\overline{R}$ ) is low, data flows	E	PARITY

from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable  $(1\overline{OE} \text{ or })$ 20E) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

NC - No internal connection

30 2000/EVEN

29 2T/R

**П**27

NC

20E 28

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 20DD/EVEN) input. For example, if 10DD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

#### SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the  $1\overline{\text{ERR}}$  (or  $2\overline{\text{ERR}}$ ) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 10DD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then  $1\overline{\text{ERR}}$  is low, indicating a parity error.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16657 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16657 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


NUMBER OF A OR B		INPU	JTS	INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
0.2.4.6.9	L	L	н	н	н	Receive	
0, 2, 4, 6, 8	L	L	н	L	L	Receive	
	L	L	L	н	L	Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	н	Z	Transmit	
4 9 5 7	L	L	н	н	L	Receive	
1, 3, 5, 7	L	L	н	L	н	Receive	
	L	L	L	н	н	Receive	
	L	L	L	L	L	Receive	
Don't care	Н	Х	Х	Z	Z	Z	

FUNCTION TABLE



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

#### logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0) Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package DL package	-0.5 V to 7 V e, V <sub>O</sub>
Storage temperature range, T <sub>stg</sub>	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54ABT	16657	SN74ABT	16657	UNIT
			MIN	MAX	MIN	MAX	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 0	<sup>C</sup> ∨ <sub>CC</sub>	0	VCC	V
ЮН	High-level output current		رد <i>ک</i>	-24		-32	mA
IOL	Low-level output current		202	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	S.	10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	7507.00		Т	A = 25°C	;	SN54AB	Г16657	SN74AB1	16657		
PA	RAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
Varia		$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		1	
Vai		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100			ĬEI,			mV	
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = VCC or GND			±1		±1		±1	μA	
tı	A or B ports	VCC = 5.5 V,				±100	4	±100		±100	μη	
IOZH <sup>‡</sup>	ŧ	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	20	50		50	μA	
IOZL <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-50	00	-50		-50	μA	
loff		$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100	A.	±450		±100	μA	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2		
ICC	A or B ports	$I_{O} = 0,$	Outputs low			36		36		36	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2		
∆ICC¶	$\Delta I_{CC} \ \ V_{CC} = 5.5 \text{ V}, \text{ One input at } 3.4 \text{ V}, \\ \text{Other inputs at } V_{CC} \text{ or GND}$					50		50		50	μA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			3						pF	
Cio	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			9						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.




SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( T	CC = 5 V A = 25°C	, ,	SN54AB	16657	SN74AB	UNIT	
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
<sup>t</sup> PHL	AOIB	BUIA	2	3.1	3.9	2	4.5	2	4.3	115
<sup>t</sup> PLH	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
<sup>t</sup> PHL	~	FANITI	2	4.3	5.1	2	6.5	2	6.1	115
<sup>t</sup> PLH	ODD/EVEN	PARITY, ERR	2	4.6	5.4	2	7	2	6.7	ns
<sup>t</sup> PHL	ODD/EVEN	PARITI, ERR	2	4.3	5.1	2	6.5	2	6.1	115
<sup>t</sup> PLH	В	ERR	2	4.6	5.4	2	<u> </u>	2	6.7	ns
<sup>t</sup> PHL	В	ERR	2	4.3	5.1	2	<b>č</b> 6.5	2	6.1	113
<sup>t</sup> PLH	PARITY	ERR	2	4.6	5.4	Ź	7	2	6.7	ns
<sup>t</sup> PHL	FANITI	ERK	2	4.3	5.1	2	6.5	2	6.1	115
<sup>t</sup> PZH	OE	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
<sup>t</sup> PZL	ÛE	AOIB	2.5	4.3	5.1	2.5	6.2	2.5	6	115
<sup>t</sup> PHZ	OE	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
<sup>t</sup> PLZ	ÛE	AUB	1.5	3	3.8	1.5	4.7	1.5	4.3	115
<sup>t</sup> PZH	OE		2	4	4.9	2	5.8	2	5.6	ns
<sup>t</sup> PZL	UE	PARITY, ERR	2.5	4.1	5.1	2.5	6.2	2.5	6	115
<sup>t</sup> PHZ		PARITY, ERR	1	3.5	4.5	1	5.5	1	5.4	ns
<sup>t</sup> PLZ	ŌE	FARILI, EKR	1.5	3	3.8	1.5	4.7	1.5	4.3	115



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT16657DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16657	Samples
SN74ABT16657DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16657	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · ·	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16657DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16657DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16657DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated