SCBS192E - JANUARY 1991 - REVISED JUNE 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description


'ABT657A The transceivers have eight noninverting buffers with parity-generator/ checker circuits and control signals. transmit/receive  $(T/\overline{R})$  input determines the direction of data flow. When  $T/\overline{R}$  is high, data flows from the A port to the B port (transmit mode); when  $T/\overline{R}$  is low, data flows from the B port to the A port (receive mode). When the output-enable (OE) input is high, both the A and B ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level on the ODD/EVEN input. PARITY carries the parity-bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

SN54ABT657A . . . JT PACKAGE SN74ABT657A . . . DW OR NT PACKAGE (TOP VIEW)



SN54ABT657A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

In the transmit mode, after the A bus is polled to determine the number of high bits, PARITY is set to the logic level that maintains the parity sense selected by the level at ODD/EVEN. For example, if ODD/EVEN is low (even parity selected) and there are five high bits on the A bus, PARITY is set to the logic high level so that an even number of the nine total bits (eight A-bus bits plus parity bit) are high.

In the receive mode, after the B bus is polled to determine the number of high bits, the error  $\overline{(ERR)}$  output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if ODD/ $\overline{EVEN}$  is high (odd parity selected), PARITY is high, and there are three high bits on the B bus,  $\overline{ERR}$  is low, indicating a parity error.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



SCBS192E - JANUARY 1991 - REVISED JUNE 1997

#### description (continued)

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT657A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT657A is characterized for operation from –40°C to 85°C.


#### **FUNCTION TABLE**

NUMBER OF A OR B		INPL	JTS	I/O		OUTPUTS
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE
	L	Н	Н	Н	Z	Transmit
	L	Н	L	L	Z	Transmit
0, 2, 4, 6, 8	L	L	Н	Н	Н	Receive
0, 2, 4, 0, 8	L	L	Н	L	L	Receive
	L	L	L	Н	L	Receive
	L	L	L	L	Н	Receive
	L	Н	Н	L	Z	Transmit
	L	Н	L	Н	Z	Transmit
1 2 5 7	L	L	Н	Н	L	Receive
1, 3, 5, 7	L	L	Н	L	Н	Receive
	L	L	L	Н	Н	Receive
	L	L	L	L	L	Receive
Don't care	Н	Χ	Х	Z	Z	Z



SCBS192E - JANUARY 1991 - REVISED JUNE 1997


# logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



# logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SCBS192E - JANUARY 1991 - REVISED JUNE 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT657A	96 mA
SN74ABT657A	128 mA
Input clamp current, $I_{ K }(V_{ I } < 0)$	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 3)

			SN54AB	T657A	SN74AB	T657A	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	3	2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
IOH	High-level output current		7	-24		-32	mA
loL	Low-level output current		2	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	30%	5		5	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SCBS192E - JANUARY 1991 - REVISED JUNE 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Variable	DA.	DAMETER	TEST 664	IDITIONS	T,	A = 25°C	;	SN54AB	T657A	SN74AB	T657A	LINUT
$V_{OH} = \begin{cases} V_{CC} = 4.5 \text{ V}, & I_{OH} = -3 \text{ mA} \\ V_{CC} = 5 \text{ V}, & I_{OH} = -3 \text{ mA} \\ V_{CC} = 4.5 \text{ V} \end{cases} = \begin{cases} I_{OH} = -3 \text{ mA} \\ I_{OH} = -3 \text{ mA} \\ I_{OH} = -3 \text{ mA} \\ I_{OH} = -3 \text{ mA} \end{cases} = \begin{cases} 2.5 \\ $	PAR	RAMEIER	I IEST COM	NUTTIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
$V_{CC} = 4.5 \text{ V} \qquad \frac{ OH = -24 \text{ mA} }{ OH = -32 \text{ mA} } \qquad 2^{*} \qquad 2$ $V_{CC} = 4.5 \text{ V} \qquad \frac{ OH = -32 \text{ mA} }{ OH = -32 \text{ mA} } \qquad 2^{*} \qquad 2$ $V_{CC} = 4.5 \text{ V} \qquad \frac{ OL = 48 \text{ mA} }{ OL = 64 \text{ mA} } \qquad 0.55^{*} \qquad 0.55$ $V_{DS} \qquad 0.55^{*} \qquad 0.55^{*} \qquad 0.55^{*}$ $V_{DS} \qquad 100 \qquad mV$ $V_{II} \qquad \frac{ C_{OIIIII} }{ A } \text{ or B ports} \qquad V_{CC} = 0 \text{ to } 5.5 \text{ V}, V_{I} = V_{CC} \text{ or GND} \qquad \pm 1 \qquad \mu A$ $V_{CC} = 0.0 \text{ c.2.1 V to } 5.5 \text{ V}, V_{I} = V_{CC} \text{ or GND} \qquad \pm 50 \qquad \pm 50 \qquad \pm 50 \qquad \pm 50 \qquad \mu A$ $V_{CC} = 0.1 \text{ V to } 0.55 \text{ V}, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \qquad \pm 50 \qquad \pm 50 \qquad \pm 50 \qquad \pm 50 \qquad \mu A$ $V_{CC} = 2.1 \text{ V to } 0.55 \text{ V}, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \qquad \pm 50 \qquad \pm 50 \qquad \pm 50 \qquad \mu A$ $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 2.7 \text{ V}, \qquad 10 \qquad 10 \qquad 10 \qquad 10 \qquad \mu A$ $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 0.5 \text{ V}, \qquad -10 \qquad -10 \qquad -10 \qquad \mu A$ $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 0.5 \text{ V}, \qquad -10 \qquad -10 \qquad -10 \qquad \mu A$ $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 0.5 \text{ V}, \qquad -10 \qquad -10 \qquad -10 \qquad \mu A$ $V_{CC} = 5.5 \text{ V}, \qquad 0_{CE} \geq 2 \text{ V}$ $V_{CC} = 5.5 \text{ V}, \qquad 0_{CE} \geq 5.5 \text{ V}, \qquad 0_{CE} = 0.5 \text{ V}, \qquad 0_{CE} \approx 0.25 \qquad 0.25 \qquad 0.25 \qquad 0.25 \qquad 0.25$ $V_{CC} = 5.5 \text{ V}, \qquad 0_{CE} \approx 0.5 \text{ V}, \qquad 0_{CE} \approx 0$	\ \/ <b>.</b>		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		\ \/
OH = -32 mA   2*   2*   2   2   2   2   2   2   2	VOH		V00 - 4 5 V	I <sub>OH</sub> = -24 mA	2			2				V
VOL         VCC = 4.5 V         I <sub>OL</sub> = 64 mA         0.55*         0.55         V           Vhys         100         100         mV           I <sub>I</sub> Control inputs         V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND         ±1 </td <td colspan="2"></td> <td>VCC = 4.5 V</td> <td>I<sub>OH</sub> = -32 mA</td> <td>2*</td> <td></td> <td></td> <td></td> <td></td> <td>2</td> <td></td> <td></td>			VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
Vhys	VOL		V00 - 45 V	I <sub>OL</sub> = 48 mA			0.55		0.55			\/
$ \begin{array}{ c c c c c } \hline I_{  } & \hline & Control inputs & V_{CC} = 0 \text{ to } 5.5 \text{ V, } V_{  } = V_{CC} \text{ or } GND & \pm 1 & \pm 1 & \pm 1 & \pm 1 \\ \hline & A \text{ or } B \text{ ports} & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{  } = V_{CC} \text{ or } GND & \pm 20 & \pm 20 & \pm 20 \\ \hline & V_{CC} = 0 \text{ to } 2.1 \text{ V, } V_{O} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & \hline & V_{CC} = 0 \text{ to } 2.1 \text{ V, } V_{O} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & \hline & V_{CC} = 2.1 \text{ V to } 0.0 \text{ V_{O}} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & COE = X & \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 3.5 \text{ V,} \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & Outputs high \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & Outputs low \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & Outputs low \\ \hline & Outputs disabled \\ \hline & Outputs disable$			VCC = 4.5 V	I <sub>OL</sub> = 64 mA	0.55*				0.55		V	
$ \begin{array}{ c c c c c } \hline I_1 & A \ or \ B \ ports & V_{CC} = 2.1 \ V \ b.5 \ V, \ V_1 = V_{CC} \ or \ GND & \pm 20 & \pm 20 & \pm 20 \\ \hline \hline I_{OZPU}^{\ddagger} & V_{CC}^{\ast} = 0 \ to \ 2.1 \ V, \ V_{O} = 0.5 \ V \ to \ 2.7 \ V, \\ \hline \hline \hline OE = X & & & & & & & & & & & & & & & & & &$	V <sub>hys</sub>					100						mV
$ \begin{array}{ c c c c c c c c } \hline & A \text{ or B ports} & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{I} = V_{CC} \text{ or GND} \\ \hline & V_{CC} = 0 \text{ to } 2.1 \text{ V, } V_{O} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 2.7 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 2.1 \text{ V to } 5.5 \text{ V, } V_{O} = 0.5 \text{ V,} \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & Outputs \text{ high} \\ \hline & 0utputs \text{ low} \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & Outputs \text{ disabled} \\ \hline & V_{CC} = 5.5 \text{ V,} \\ \hline & One \text{ input at } 3.4 \text{ V,} \\ \hline & Other \text{ inputs at } \\ \hline & V_{CC} = 5.5 \text{ V, One input at } 3.4 \text{ V,} \\ \hline & Other \text{ inputs at } V_{CC} \text{ or GND} \\ \hline \\ \hline & V_{CC} = 5.5 \text{ V, One input at } 3.4 \text{ V,} \\ \hline & Other \text{ inputs at } V_{CC} \text{ or GND} \\ \hline \\ $	١.	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}_{I}$	= V <sub>CC</sub> or GND			±1		±1		±1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	''	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$	$V_1 = V_{CC}$ or GND			±20		±20		±20	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	l <sub>OZPU</sub> ‡			O = 0.5  V to  2.7  V,			±50		±50		±50	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	l <sub>OZPD</sub> ‡	:	O = 0.5  V to  2.7  V,			±50		±50		±50	μА	
	I <sub>OZH</sub> §			V, V <sub>O</sub> = 2.7 V,			10	, 4	10		10	μА
	lozL§					-10	Space	-10		-10	μА	
	l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	Z.			±100	μΑ
	ICEX			Outputs high			50		50		50	μА
ICC $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IOI		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
			Vcc = 5.5 V.	Outputs high			250		250		250	μΑ
Data inputs $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at VCC or GND $V_{CC} = 5.5 \text{ V}$ , Outputs enabled $V_{CC} = 5.5 \text{ V}$ , Outputs disabled $V_{CC} = 5.5 \text{ V}$ , Outputs disabled $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at VCC or GND $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC} = 5.5 \text{ V}$ , Other inputs at $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC} = 5.5 \text{ V}$ , Other inputs at $V_{CC}$	ICC		$I_{O} = 0$ ,	Outputs low			40		40		40	mA
Data inputs  One input at 3.4 V, Other inputs at $V_{CC}$ or GND  Outputs disabled			$V_I = V_{CC}$ or GND	Outputs disabled			250		250		250	μΑ
$ \frac{\Delta I_{CC}^{\#}}{C_{Ontrol inputs}} = \frac{Other inputs at V_{CC} \text{ or GND}}{V_{CC} \text{ or GND}} = \frac{Outputs \text{ disabled}}{Outputs \text{ disabled}} = \frac{0.25}{0.25} = \frac{0.25}{0.25$		Data inpute		Outputs enabled			1.5		1.5		1.5	
Other inputs at V <sub>CC</sub> or GND	∆lcc#	Data Inputs	Other inputs at	Outputs disabled			0.25		0.25		0.25	mA
		Control inputs					1.5		1.5		1.5	
$C_l$ Control inputs $V_l = 2.5 \text{ V or } 0.5 \text{ V}$	Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		4						pF	
C <sub>io</sub> A or B ports V <sub>O</sub> = 2.5 V or 0.5 V 10 pF	C <sub>io</sub>	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			10						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


SCBS192E - JANUARY 1991 - REVISED JUNE 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(	CC = 5 V 4 = 25°C	', ;	SN54AB	T657A	SN74AB	T657A	UNIT
	(INFOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	3.2	4.2	1	5	1	4.6	ns
t <sub>PHL</sub>	AOIB	BOIA	1	2.8	3.8	1	4.5	1	4.3	115
<sup>t</sup> PLH	А	PARITY	1.8	4.8	6.3	1.8	8.5	1.8	8.1	ns
<sup>t</sup> PHL	A	FARITI	2.3	4.9	6.4	2.3	8.1	2.3	7.7	115
<sup>t</sup> PLH	ODD (E) (E)	DADITY FDD	1.1	3.3	4.2	1.1	5.3	1.1	4.9	ns
t <sub>PHL</sub>	ODD/EVEN	PARITY, ERR	1.3	3.4	4.5	1.3	5.1	1.3	4.9	115
<sup>t</sup> PLH	В		1.6	4.7	6.5	1.6	8.4	1.6	7.9	ns
<sup>t</sup> PHL	Ь	ERR	2.1	4.9	6.9	2.1	8	2.1	7.8	.8
<sup>t</sup> PLH	PARITY	ERR	2	4.8	6.3	2	8.1	2	7.7	ns
<sup>t</sup> PHL	FANITI	EKK	2.1	4.9	6.7	2.1	8	2.1	7.5	IIS
<sup>t</sup> PZH	ŌĒ	A D DADITY	1.4	4	5.4	1.4	6.8	1.4	6.5	ns
<sup>t</sup> PZL	OE	A, B, PARITY	1.7	4.1	5.8	1.7	6.7	1.7	6.5	115
<sup>t</sup> PZH	<u> </u>		1.8	4.1	5.4	1.8	6.9	1.8	6.6	ns
<sup>t</sup> PZL	ŌĒ	ERR	3.3	6.2	7.6	3.3	9.7	3.3	9.2	115
<sup>t</sup> PHZ	ŌĒ	A, B, PARITY, or	2.4	4.2	5.6	2.4	6.3	2.4	6.2	ns
t <sub>PLZ</sub>	OE .	ERR	1.8	4.2	6.2	1.8	8.9	1.8	7.8	115

SCBS192E - JANUARY 1991 - REVISED JUNE 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT657ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB657A	Samples
SN74ABT657ADW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT657A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT657ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN74ABT657ADBR	SSOP	DB	24	2000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



#### \*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ı	SN74ABT657ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated