SCBS251F - JUNE 1992 - REVISED MAY 1997


- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- **Designed to Facilitate Incident-Wave** Switching for Line Impedances of 25  $\Omega$  or
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **Package Options Include Plastic** Small-Outline (DW) Package, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) DIPs

#### description


The 'ABTH25245 are 25-Ω octal bus transceivers designed for asynchronous communication between data buses. They improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that both buses are effectively isolated. When OE is low, the device is active.

SN54ABTH25245 . . . JT PACKAGE SN74ABTH25245...DW OR NT PACKAGE (TOP VIEW)



#### SN54ABTH25245 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These transceivers are capable of sinking 188 mA of  $I_{OL}$  current, which facilitates switching 25- $\Omega$  transmission lines on the incident wave. The distributed  $V_{CC}$  and GND pins minimize switching noise for more-reliable system operation.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated



# SN54ABTH25245, SN74ABTH25245 25- $\Omega$ OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

#### description (continued)


When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH25245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH25245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



SCBS251F - JUNE 1992 - REVISED MAY 1997

#### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)
Voltage range applied to any output in the disabled or power-off state, VO0.5 V to 5.5 V
Voltage range applied to any output in the high state, V <sub>O</sub>
Input clamp current, $I_{ K }(V_1 < 0)$
Output clamp current, $I_{OK}$ ( $V_O < 0$ )
Current into any output in the low state, IO: SN74ABTH25245 (A port)
SN74ABTH25245 (B port)
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package
NT package 67°C/W
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

# SN54ABTH25245, SN74ABTH25245 25- $\Omega$ OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

#### recommended operating conditions (see Note 3)

				SN54ABT	H25245	SN74ABTI	H25245	UNIT	
				MIN	MAX	MIN	MAX	UNII	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V			
VIH	High-level input voltage			2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V			
VI	Input voltage	0	Vcc	0	VCC	V			
lik	Input clamp current		-18		-18	mA			
la	I Pak I and a day to a support		A port	-80			-80	mA	
ЮН	High-level output current	B port	5	-32		-32	IIIA		
la.	Low lovel output ourrent		A port	30	188		188	mA	
lOL	Low-level output current		B port	20	64		64	IIIA	
Δt/Δν	Input transition rise or fall rate	Outputs anabled	Control inputs	Q	4		4	0 /	
ΔυΔν	Input transition rise or fall rate Outputs enabled		A or B ports		10		10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate					200		μs/V	
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C			

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

SCBS251F - JUNE 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETED	TEST 64	ONDITIONS	SN54	4ABTH2	5245	SN74	ABTH25	5245	UNIT	
PAI	RAMETER	lesi Co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
	A port	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.7			2.7				
	A port	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -80 \text{ mA}$	2.4			2.4				
Voн		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5			V	
	B port	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3				
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -32 \text{ mA}$	2*			2				
	A port	V <sub>CC</sub> = 4.5 V	$I_{OL} = 94 \text{ mA}$			0.55			0.55		
VOL	A port	VCC = 4.5 V	I <sub>OL</sub> = 188 mA			0.7			0.7	V	
	B port	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$			0.55*			0.55		
$V_{hys}$					100			100		mV	
l <sub>I</sub>	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			\$ ±1			±1	μA	
"	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±20			±20	μΛ	
11711-15	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V	100	Q.		100		μА	Δ	
l(hold)	A of B ports	VCC = 4.5 V	V <sub>I</sub> = 2 V	-100	5		-100			μΑ	
lozpu <sup>‡</sup>	-	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0$	$0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}} = X$	4	3	±50			±50	μΑ	
IOZPD <sup>‡</sup>		$V_{CC} = 2.1 \text{ V to } 0, V_{O} =$	0.5 V to 2.7 V, OE = X	0	)	±50			±50	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 V$	Q		±100			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50			50	μΑ	
IO§	B port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50		-210	-50		-210	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			500			500	μΑ	
Icc		Outputs open,	Outputs low			20			20	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			500			500	μΑ	
ΔI <sub>CC</sub> ¶		$V_{CC} = 5.5 \text{ V}$ , One input Other inputs at $V_{CC}$ or 0				1			1	mA	
Ci	Control inputs	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND		4			4		pF	
C <sub>io</sub>	A or B ports	V <sub>CC</sub> = 5 V,	$V_O = V_{CC}$ or GND		11.5			11.5		pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


# SN54ABTH25245, SN74ABTH25245 25- $\Omega$ OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C SN54ABTH25245		$V_{CC} = 5 \text{ V},  T_{A} = 25^{\circ}\text{C}$ SN54ABTH25245 SN74ABTH2524		UNIT		
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.5	1 🔊	1	3.9	no
t <sub>PHL</sub>	AUID	BULA	1	2.4	3.5	1 0	1	4.3	ns
<sup>t</sup> PZH	ŌĒ	A or P	1.5	3.7	5.4	1.5	1.5	6.5	no
<sup>t</sup> PZL	OE	A or B	1.4	4	5.8	1.4	1.4	6.8	ns
<sup>t</sup> PHZ	ŌĒ	A or B	2	4.3	6.1	0 2	2	7.2	
t <sub>PLZ</sub>	OE .		2	3.9	5.8	2 2	2	6.4	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABTH25245DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023




#### \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ABTH25245DWR	SOIC	DW	24	2000	350.0	350.0	43.0	

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABTH25245DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated